Basic & Foundational IPs | FIFO_DC

FIFO_DC
235 - All FPGA: How does the output register and read enable (RDEN) signal affect Dual Clock FIFO (FIFO_DC)?
Description: The IPexpress tool within Lattice development software allows user to generate FIFO_DC using Embedded Block Ram (EBR) or distributed memory. During the generation of the FIFO_DC module, there are options to use output registers, and/or ...
6418 - FIFO for Nexus FPGAs: How does the three FIFO_DC Controller Implementation differs from each other?
1. Controller Implementation = Area-Optimized (HW): Uses a Hardened FIFO controller + Hardened Memory Block for data storage. 2. Controller Implementation =Feature-Rich (LUT) ; Implementation type = EBR: Uses a Fabric-implemented FIFO controller + ...
7146 - FIFO_DC IP: Does the LSCC_FIFO_DC have First Word Fall Through(FWFT) feature?
The FWFT feature is only available to Avant through version 2.0.0; which is still separated from the Nexus FIFOs (which is currently version 1.4.0).
2095 - LatticeECP3: How does the Big/Little Endian switch mode affects the functionality of the FIFO DC?
The Big/Little Endian mode switch will affect the word order when read data bus width and write data bus width are set as different values: Case 1: write data bus width is 36bits and read data bus width is 18bits For the Big Endian mode: if write ...
6691 - FIFO_DC IP (Radiant 2023.2 and earlier): How to resolve hold timing violation using the recommended FIFO_DC post-synthesis constraint?
Description: The result for the hold analysis report is not what we expected for the provided pdc constraint under eval. This is due to the use of -start. Solution: Replacing this -start with -setup or by just removing it will fix the issue. ...
2631 - ECP3/FIFO_DC: What's the usage of Bus Ordering Style when using FIFO_DC of Lattice IPExpress which has different data width between write and read port?
FIFO_DC is a flexible IP which allows user to translate bus size from write side to read side. Some examples are given to explain how to select Bus Ordering Style. In the case when write data width is 36 bits and read width is 18 bits. 1. Big Endian ...

Popular Articles
What to Expect from Lattice Support?
Lattice Technical Support Expectation Please be advised that highest priority for Lattice Technical Support will be given to 1. Software which is not working as expected or suspected bugs. We recommend that customers use the latest software tools and ...
7743 - How to implement Gigabit Ethernet in Certus-NX, CertusPro-NX, MachXO5-NX and CrossLink-NX FPGAs?
Lattice currently recommends the following for implementing Gigabit Ethernet interfaces: CertusPro-NX FPGAs: Use SERDES-based SGMII or RGMII Certus-NX, MachXO5-NX, and CrossLink-NX: Use RGMII These recommendations are based on updated LVDS-based ...
6485 - Lattice Radiant: What is Glitchfilter in Device constraint editor?
Glitch Fliter is used to prevent short-duration events of glitches, This is used to prevent False tripping on noise in a system. GLITCHFilter in device constraints , enables 1ns glitch filtering.
7336 - Lattice Radiant v2023.2: How to modify I2C slave address or 96-feabits using Pseudo mode?
Description: Nexus device family has a default I2C slave address of 0x40 and you are allow to modify it based on your requirement. Solution: To permanently modify the I2C address, you can modify the desired value in .fea file and use the Programmer ...
6900 - PCIe for Nexus FPGAs: How can the PCIe configuration space settings in the RTL of the demo be interpreted?
Description: To understand the RTL formatting of the PCIe configuration space in the Nexus' PCIe demos, please refer to the following details. Figure 1 illustrates the initialization of the PCIe configuration space in the Nexus' demo.

Basic & Foundational IPs | FIFO_DC | Knowledge Base

FIFO_DC

235 - All FPGA: How does the output register and read enable (RDEN) signal affect Dual Clock FIFO&nbsp;(FIFO_DC)?

6418 - FIFO for Nexus FPGAs: How does the three FIFO_DC Controller Implementation differs from each other?

7146 - FIFO_DC IP: Does the LSCC_FIFO_DC have First Word Fall Through(FWFT) feature?

2095 - LatticeECP3: How does the Big/Little Endian switch mode affects the functionality of the FIFO DC?

6691 - FIFO_DC IP (Radiant 2023.2 and earlier): How to resolve hold timing violation using the recommended FIFO_DC post-synthesis constraint?

2631 - ECP3/FIFO_DC: What's the usage of Bus Ordering Style when using FIFO_DC of Lattice IPExpress which has different data width between write and read port?

Popular Articles

What to Expect from Lattice Support?

7743 - How to implement Gigabit Ethernet in Certus-NX, CertusPro-NX, MachXO5-NX and CrossLink-NX FPGAs?

6485 - Lattice Radiant: What is Glitchfilter in Device constraint editor?

7336 - Lattice Radiant v2023.2: How to modify I2C slave address or 96-feabits using Pseudo mode?

6900 - PCIe for Nexus FPGAs: How can the PCIe configuration space settings in the RTL of the demo be interpreted?

235 - All FPGA: How does the output register and read enable (RDEN) signal affect Dual Clock FIFO (FIFO_DC)?