7738 - Can Global Set/Reset resources be analyzed in Radiant STA tools with Avant?
Global Set/Reset resources cannot be analyzed in STA tools for both Nexus and Avant devices. For the resource's useability, Users may refer to Global Set/Reset Usage for Nexus Platform Application note found in
https://www.latticesemi.com/view_document?document_id=53992 . Document focuses on Nexus however for Software implementation concerns, both Nexus and Avant uses the same Software Usage guidelines.
Related Articles
5253 - iCE40 UltraPlus: Is the Reset signal in PLL generation synchronous or asynchronous in Lattice iCE40?
The Reset signal in PLL generation is asynchronous in Lattice iCE40.
6691 - FIFO_DC IP (Radiant 2023.2 and earlier): How to resolve hold timing violation using the recommended FIFO_DC post-synthesis constraint?
Description: The result for the hold analysis report is not what we expected for the provided pdc constraint under eval. This is due to the use of -start. Solution: Replacing this -start with -setup or by just removing it will fix the issue. ...
7154 - PMI RAM for Nexus FPGAs: Why is Radiant implementing Large RAM block when using "pmi_ram_dq" and "pmi_family" settings in the design, instead of the EBR block as expected?
If the design requires memory initialization, "pmi_family" parameter should be set to "common". This parameter setting would allow Radiant to build the EBR. For more details, you can refer to Memory Modules User Guide, Chapter 5 (Initializing Memory) ...
6506 - PLL: When will the reset of the PLL be released?
If the reset is released before the input clock to the PLL stabilizes (or is input), the PLL does not output the clock and Lock signals.
Definition: When will the reset of the PLL be released? If the reset is released before the input clock to the PLL stabilizes (or is input), the PLL does not output the clock and Lock signals. Solution: Please find section 14.5.3 of FPGA-TN-02095 on ...
2491 - Is the PLL Lock time, Tlock, measured from power ramp up?
The lock time of the PLL is not gated to power ramp up, it is dependent on the reset signal. After the FPGA is finished configuring, a global reset signal (GSR) is asserted to the chip prior to waking up and operating. PLL lock time, Tlock, is ...