988 - How do I interface an LVPECL clock source to a Lattice SERDES Reference Clocks (which is a CML input)?

988 - How do I interface an LVPECL clock source to a Lattice SERDES Reference Clocks (which is a CML input)?

LVPECL (low-voltage, positive emitter coupled logic) has about a 1.8V common-mode. This can only be made compatible with the 1.2V bias of the LatticeSC CML (common mode logic) by adding AC-coupling to remove the DC-bias of the clock source. This can be done on board with a series capacitor, or DC coupling. LVPECL has a much higher swing than CML, therefore it requires a resistor termination network to attenuate the voltage swing. It typically consists of a Thevenin resistor divider or resistor pulldown and a series resistor.

 Lattice devices that have this ability are the LatticeSC, LatticeECP2M or LatticeECP3 have this ability. For more information, please see TN1114,"Electrical Recommendations for Lattice SERDES