967 - LatticeECP2/M/LatticeECP3: Does the LatticeECP2M and LatticeECP3 SGMII and Gb Ethernet PCS IP "xmit_autoneg" port indicate autonegotiation [xmit] status as defined by IEEE 802.3 ?
The SGMII and Gb Ethernet PCS IP "xmit_autoneg" signal does not have the same definition as the xmit variable defined by the 802.3 spec. The 802.3 spec uses the xmit variable to indicate CONFIGURATION (/C/) IDLE (/I/) or Data condition for transmit and receive.
The xmit_autoneg in the SGMII and Gb Ethernet PCS IP Core is only used to control the PCS receive logic during autonegotiation.
The xmit_autoneg output pin is normally connected to the xmit port of the PCS in GbE mode (seeTN1124 "LatticeECP2M SERDES/PCS Usage Guide" --> "Idle Insert for Gigabit Ethernet Mode" section).
During autonegotiation, the SGMII/GbE PC IP asserts the xmit_autoneg to allow the PCS receive logic to insert periodic /I2/ ordered sets in the direction of the CTC block in order to prevent the CTC from overrrunning during the Auto negotiation phase.
Related Articles
[ECP5UM WORKAROUND] The PCS' lsm_status signal is not asserting
Modify the rdo_rx_pcs_rst_c logic based on the RSL documentation. 1. Open the *_softlogic.v, look for the rdo_rx_pcs_rst_c. Add the input for the OR logic such as rdi_rx_los_low_s, rdi_rx_cdr_lol_s and rui_rx_pcs_rst_c. 2. Open the IP RTL ...
7554 - [Avant-E] SGMII and Gb Ethernet PCS IP Core: Can I implement 2 or 4 SGMII with the Avant-E30?
For Avant SGMII, the Rx data path of each port needs 1 PLL for soft CDR, associated with the HPIO of the same bank. As for Tx, a single PLL can be shared across multiple ports. Therefore, for 2 SGMII, the customer needs 2 + 1 = 3 PLL, and for 4 ...
6646 - SGMII and Gb Ethernet PCS IP Core: What should be the external PLL clock when using 2 SGMII CDRs?
The two PLLs REFCLK of SGMII CDR are driven by the dedicated connection from LLC_PLL (Lower Left Corner PLL). Note: Some dedicated GPLL_LLC input clock is reserved for one of the SGMII CDR inputs and cannot be used for the external PLL's REFCLK. ...
980 - GbE PCS: Why does the GbE PCS link state machine status signal regularly pulse low even though the SERDES/PCS receives valid 8b10b encoded characters?
Definition: The GbE Link State Machine (LSM) inside the RX side of the PCS monitors the incoming data for COMMA characters. The first time it detects a COMMA character , it assigns an "even" index to the cycle, and expects any new COMMA characters to ...
1991 - SGMII and Gb Ethernet PCS IP Core: How many idle ordered sets will the IP's Clock Tolerance Compensation logic insert or delete during an inter-packet gap period?
The Clock Tolerance Compensation (CTC) logic in the SGMII and Gb Ethernet PCS IP Core performs both idle ordered set insertion when the CTC FIFO low watemark is reached and idle ordered set deletion when the CTC FIFO high watemark is reached. CTC ...