[ECP5UM WORKAROUND] The PCS' lsm_status signal is not asserting

Modify the rdo_rx_pcs_rst_c logic based on the RSL documentation.

1. Open the *_softlogic.v, look for the rdo_rx_pcs_rst_c. Add the input for the OR logic such as rdi_rx_los_low_s, rdi_rx_cdr_lol_s and rui_rx_pcs_rst_c. 

2. Open the IP RTL wrapper.Look for *_FFC_LANE_RX_RST for the appropriate channel#. Replace the logic to add other reset inputs.

3. Insert the COMMA to initiate synchronization on the channel.

This is stated at section 8.2.1 of ECP5 SerDes/PCS TechNote.

ROOT CAUSE of LSM_STATUS_S being LOW: Invalid RSL logic on rdo_rx_pcs_rst_c reset output and need to send proper COMMA to allow synchronization of the serial data. 

• Related Articles

• 1181 - Which clock do I use to sample the lsm_status*/ffs_ls_sync_status* signal in PCS/SERDES based devices? Is there a chance I could miss the lsm_status pulse if I use a 16-bit wide PCS/FPGA interface data?

  In the case of LatticeECP2M/LatticeECP3/LatticeSC/M SERDES/PCS QUADs, logic in the Link State Machine block generates the lsm_status*/ffs_ls_sync_status* signal. This logic is synchronous to the RX recovered clock. A single stage sync flop is OK to ...

• 980 - GbE PCS: Why does the GbE PCS link state machine status signal regularly pulse low even though the SERDES/PCS receives valid 8b10b encoded characters?

  Definition: The GbE Link State Machine (LSM) inside the RX side of the PCS monitors the incoming data for COMMA characters. The first time it detects a COMMA character , it assigns an "even" index to the cycle, and expects any new COMMA characters to ...

• 967 - LatticeECP2/M/LatticeECP3: Does the LatticeECP2M and LatticeECP3 SGMII and Gb Ethernet PCS IP "xmit_autoneg" port indicate autonegotiation [xmit] status as defined by IEEE 802.3 ?

  The SGMII and Gb Ethernet PCS IP "xmit_autoneg" signal does not have the same definition as the xmit variable defined by the 802.3 spec. The 802.3 spec uses the xmit variable to indicate CONFIGURATION (/C/) IDLE (/I/) or Data condition for transmit ...

• 697 - Why do I occasionally see invalid 8b10b characters at the PCS/SERDES QUAD RX FPGA FIFO interface even though the PCS link state machine shows correct status?

  When the Lattice SERDES/PCS QUAD is powered up, the PCS recovered clocks are unstable until the RX CDR locks fully to the incoming data. During the time the RX clocks are unstable, the pointers on the PCS RX FPGA interface FIFO (RX FIFO) can reach ...

• 833 - Lattice Diamond: ECP2M: PCS: How can I control the location of an LatticeECP2M PCS block?

  Lattice Diamond: ECP2M: PCS: Yes, you can control where an LatticeECP2M (Physical Coding Sublayer) PCS block is located. The PCS blocks on an LatticeECP2M device can be located at either the upper right, upper left, lower right or lower left. These ...