These are the equations used to calculate the PLL phase shift.
Phase Shift = VCO Phase + Post Divider Phase
VCO Phase = 45 * (PHI / (DIV + 1))
Post Divider Phase = 360 * (DEL - DIV) / (DIV + 1)
You can find the PHI, DIV, and DEL values on the RTL file of the PLL.
You can edit the PHI, DIV, and DEL for specific clock output of the PLL to adjust the phase shift. Since you cannot edit it directly on the source editor in Radiant. You need to open the RTL file on Notepad, Notepad++, or any other external text editor.
For a 45-degree phase-shift,
You have 4, 59, and 66 values for PHI, DIV, and DEL respectively.
VCO Phase = 45 * (4 / (59 + 1)) = 3
Post Divider Phase = 360 * (66 - 59) / (59 + 1) = 42
Phase Shift = 3 + 42 = 45
By editing DIV to 56 of CLKOS, you will get approx. 66-degree phase shift with respect to CLKI and CLKOP. You can verify this through simulation.
Related Articles
7027 - Lattice PLL IP Simulation: slight out-of-phase response even though no phase shift is introduced
Description: The Lattice PLL model is a simplified version of the PLL's features, excluding the loop dynamics that create and control the PLL's internal oscillator. Solution: The phase shift feature refers to the un-phase-shifted output clock and is ...
How to access the Nexus PLL configuration space register via APB2LMMI?
One of the most common points of confusion stems from the updated address mapping in PLL version 1.9.0. Previously, the APB interface used a different width and offset scheme for accessing PLL registers. However, with the release of this version, the ...
2511 - LatticeECP3: Can a LatticeECP3 PLL use a phase-shifted clock output as the feedback clock input?
Description: You can use a phase shifted output clock, such as CLKOS, as the input to the feedback clock. However it is recommended to use a non-phase shifted clock as the feedback clock and adjust the phase as needed on the phase shifted clock ...
6192 - All Nexus: How to use the dynamic phase of PLL outputs?
See Section - Dynamic Phase Adjustment of PLL user guide that explains the use of Dynamic Phase for PLL. Dynamic phase adjustment of the PLL output clocks can be done without reconfiguring the FPGA by using the dedicated dynamic phase-shift ports of ...
6131 - Certus-Nx: Are the outputs of the Nexus platform's sysCLOCK PLL synchronous signals?
Solution: Yes, the outputs of the PLL (e.g. CLKOP, CLKOS, CLKOS2, etc.) are synchronous signals. But you can introduce dissimilar phase shifts to the outputs, either through static or dynamic mode phase adjustment which is available on the Nexus ...