6482 - CrossLink-NX: Does LIFCL-40/LIFCL-17 CSFBGA121 has external VREF pin for ADC?

• Related Articles

• 6430 - CertusPro-NX / ADC: Why is a PLL used to drive the ADC adc_clk_i pin and not directly driven by an oscillator output?

  Description:This article explains the reason ADC clock-in cannot be driven using an oscillator output in CertusPro-NX. Solution:In CertusPro-NX., the ADC clock input is hard-wired on the fabric to the 4th secondary output (CLKOS4) of the Lower Right ...

• 6510 - CrossLink-NX: What is the accuracy of ADC Internal Reference Voltage?

  Description: The accuracy of the ADC Internal Reference Voltage (VREFINT_ADC) value is +/-5%.

• 6897 - Radiant / PLL IP version 1.4.0 and newer: What alternatives can users use for PLL version 1.4.0 reference clock input if they cannot use the onboard oscillator (12 MHz) of the CrossLink-NX Evaluation Board as the clock input?

  Users have a couple of options for their design to use the CrossLink-NX evaluation board: 1. Use an external clock from a different clock pin: Instead of using the onboard oscillator, users can connect one of the other PCLK pins as input to the FPGA ...

• 6274 - CrossLink-NX: How to use the GDDR_SYNC Soft IP?

  Please refer to Section 9. Soft IP Modules of the FPGA-TN-02097 (CrossLink-NX High-Speed I/O Interface Technical Note). The said Soft IPs are used in Generic DDR IP depending on the Interface as seen in Table 9.2.Soft IP Used in Each Interface. After ...

• 1341 - Does the Analog-Digital Converter (ADC) feature on a Power Manager have an internal averaging or filtering circuit?

  The Analog-to-Digital Converter (ADC) on the ispPAC-POWR devices has no internal averaging circuit or filtering circuitry. When used in an electrically quiet system, the ADC will typically have less than one LSB of uncertainty, which corresponds to ...