6482 - CrossLink-NX: Does LIFCL-40/LIFCL-17 CSFBGA121 has external VREF pin for ADC?

• Related Articles

• Understanding ADC Calibration and Accuracy Using %FS_ADC on the Nexus Platform

  Understanding ADC Calibration and Accuracy When working with precision analog-to-digital conversion (ADC) systems, especially in low-voltage applications, achieving accurate and repeatable results is critical. Customers often encounter discrepancies ...

• 7784 - Nexus ADC: At which clock edge are SOC, COG, EOC, and data output captured?

  The SOC, EOC, COG signals are acquired on falling edges. The output data should be sampled on the adc_clk rising edge once EOC is high.

• 6430 - CertusPro-NX / ADC: Why is a PLL used to drive the ADC adc_clk_i pin and not directly driven by an oscillator output?

  Description:This article explains the reason ADC clock-in cannot be driven using an oscillator output in CertusPro-NX. Solution:In CertusPro-NX., the ADC clock input is hard-wired on the fabric to the 4th secondary output (CLKOS4) of the Lower Right ...

• 6510 - CrossLink-NX: What is the accuracy of ADC Internal Reference Voltage?

  Description: The accuracy of the ADC Internal Reference Voltage (VREFINT_ADC) value is +/-5%.

• 6897 - Radiant / PLL IP version 1.4.0 and newer: What alternatives can users use for PLL version 1.4.0 reference clock input if they cannot use the onboard oscillator (12 MHz) of the CrossLink-NX Evaluation Board as the clock input?

  Users have a couple of options for their design to use the CrossLink-NX evaluation board: 1. Use an external clock from a different clock pin: Instead of using the onboard oscillator, users can connect one of the other PCLK pins as input to the FPGA ...