Nexus ADC: At which clock edge are SOC, COG, EOC, and data output captured?

• Related Articles

• 6840 - ADC for Nexus FPGAs: Why does ADC DTR (Digital Temperature Readout) data is always 0?

  Stretched the pulse width of SOC and COG based on the required ADC clock cycles of conversion to fix the temperature sensing issue. A. The SOC signal should follow the requirement stated on FPGA-TN-02129 (Section 3.6. ADC Conversion). "The analog ...

• 6430 - CertusPro-NX / ADC: Why is a PLL used to drive the ADC adc_clk_i pin and not directly driven by an oscillator output?

  Description:This article explains the reason ADC clock-in cannot be driven using an oscillator output in CertusPro-NX. Solution:In CertusPro-NX., the ADC clock input is hard-wired on the fabric to the 4th secondary output (CLKOS4) of the Lower Right ...

• 2530 - Generic DDR Simulation: glitches in functional simulation, but not in timing simulations for an output DDR (Double Data Rate) interface

  Description: In the GDDRX2_TX Aligned interface, the ECLKSYNC, CLKDIV, DQSBUFE1 and SCLK routing delay timing will generate the required phase relationship between SCLK and DQCLK1 inside the ODDRX2D module so data will be correctly transferred ...

• 235 - All FPGA: How does the output register and read enable (RDEN) signal affect Dual Clock FIFO (FIFO_DC)?

  Description: The IPexpress tool within Lattice development software allows user to generate FIFO_DC using Embedded Block Ram (EBR) or distributed memory. During the generation of the FIFO_DC module, there are options to use output registers, and/or ...

• 6429 - All Nexus / ADC: What does the 1.2V internal reference generator is used for ADC reference voltage?

  Description: This article explains the purpose of internal reference generator in ADC for all Nexus products. Solution: The 1.2V internal reference generator is provided to facilitate wafer level and package functional testing. With an accuracy of ...