6449 - ECP5/ECP5-5G: What is the effect of DELAYF and DELAYG if inserted into a design?
The DELAYF and DELAYG helps to compensate the clock injection delay from the input pin of the device going to the destination element such as register or flip-flop.
Related Articles
7770 - Avant-AT-G: The instantiated PDPSC32K thru inferring RAM reads ALL-0 input when simultaneously reading and writing on the same address.
Issue: Customer only reads ALL-0 input when simultaneously reading and writing on the same address. Root Cause: Wrong EBR primitive is inferred during synthesis. Instead of PDPSC32K, FIFO32K should be used. Details/Notes: The customer intended to ...
1155 - Why won't the second PLL in a cascaded PLL design achieve lock during simulation?
My design uses 2 PLLs that are cascaded; i.e the output of the 1st PLL is the input of the 2nd PLL. The 1st PLL functions fine in simulations but the 2nd PLL will not achieve lock and the output frequency is not correct. The input frequency of the ...
3024 - What are the various ways to produce RAM/ROM in a design? What is the power up state or content of an inferred RAM?
There are two ways to produce RAM and ROM in a design. You can write code for the design so that the synthesis tool infers the memory or you can instantiate predefined IPexpress or PMI (Parametrized Module Instantiation) memory modules. Inferring ...
3626 - LatticeECP2/M/ECP3/ECP5/ECP5-5G: Can we disable the Reset Signal for RAM_DQ, RAM_DP and RAM_DP_TRUE in our design?
The reset signals for the Embedded Block RAM (EBR) based RAM_DQ, RAM_DP, and RAM-DP_TRUE reset only the output registers, not the EBR memory contents. So, if you do not want to reset the output registers of these modules in your design, you can ...
7154 - PMI RAM for Nexus FPGAs: Why is Radiant implementing Large RAM block when using "pmi_ram_dq" and "pmi_family" settings in the design, instead of the EBR block as expected?
If the design requires memory initialization, "pmi_family" parameter should be set to "common". This parameter setting would allow Radiant to build the EBR. For more details, you can refer to Memory Modules User Guide, Chapter 5 (Initializing Memory) ...