5923 - MIPI D-PHY to CMOS Interface Bridge Soft IP: Can the DSI to CMOS IP be changed to DPHY1 from DPHY0?
The user can change the hardened D-PHY blocks location between DPHY0 and DPHY1 by adding a LOCATE preference in the .lpf file to SITE "MIPIDPHY0" or SITE "MIPIDPHY1".
The LOCATE preference is the following, for example:
LOCATE COMP " csi2csi_inst/cmos2dphy_inst/dci_wrapper_inst/MIPIDPHYA_inst”
SITE "MIPIDPHY0";# constraint for MIPI location.
The component name for the LOCATE preference is available in the ASIC area of the MAP report in Diamond.
This could also be done through the 'Floor Plan' view by dragging DPHY0 to DPHY1 and saving the changes.
The preference file will be automatically updated.
Note:
Important: For new designs, Lattice recommends using the following modular IP blocks to implement this function:
- CSI-2/DSI D-PHY Receiver
- Byte to Pixel Converter
Related Articles
5919 - MIPI D-PHY to CMOS Interface Bridge Soft IP: Why do I get this error message like this: "ERROR - IO register/latch csi2_to_cmos_inst/inst1_inst/lv_ff cannot be implemented in PIC."?
Description: This is caused by forcing a register whose input is being traced to be implemented as an input flip-flop because of a preference, USE DIN. Solution: The user should allow the register to be implemented as an internal flip-flop by ...
5777 - [CrossLink] [MIPI D-PHY to CMOS Interface Bridge IP]: What can be the cause of frequency calculation error in DPHY to CMOS GPLL after clicking the 'Calculate PLL Frequencies' button of the DPHY-to-CMOS v1.3 Clarity GUI with provided configuration
With regards to D-PHY to CMOS v1.3 GUI, if the user happens to encounter the dialogue prompt saying that "the desired frequencies for this configuration could not be generated by the PLL", it means that it is not a recommended value that will be used ...
7265 - MIPI CSI-2 / DSI D-PHY Transmitter: What is 'Counter Width' parameter in rx_dphy IP and how to calculate the value?
Details: 'Counter Width' refers to bus width of the counter that tracks the number of rows written during the high-speed data transition. Setting the value for Counter Width is valid only when RX_FIO type is set to 'QUEUE' where high-speed data is ...
6946 - What is the spec of 'sync_clk_i' of MIPI D-PHY Rx IP? Does the signal require to be in synced with any other clocks?
Description: Spec is given that 'sync_clk_i', or the 'Sync clock frequency', can support 24-200Mhz, and it is defaulted to 60Mhz, based on CSI-2/DSI D-PHY Rx IP Core IPUG 02081 document. 'syn_clk_i' does not need to synchronize with any clocks, and ...
5879 - CrossLink: How to configure the Reference Design MIPI DSI/CSI-2 to OpenLDI LVDS Interface Bridge for DSI single lane?<div><br></div>
Please refer to FPGA-RD-02060 Section 3, Design and Module Description. On the project file, modify the rx_dphy which is declared under rx/rx.sbx. On the Receiver section of the IP, modify the RX Interface to DSI and the Number of RX Lanes to one.