5919 - MIPI D-PHY to CMOS Interface Bridge Soft IP: Why do I get this error message like this: "ERROR - IO register/latch csi2_to_cmos_inst/inst1_inst/lv_ff cannot be implemented in PIC."?
Description:
This is caused by forcing a register whose input is being traced to be implemented as an input flip-flop because of a preference, USE DIN.
Solution:
The user should allow the register to be implemented as an internal flip-flop by removing the preferences.
Note:
For new designs, Lattice recommends using the following modular IP blocks to implement this function:
- CSI-2/DSI D-PHY Receiver
- Byte to Pixel Converter
Related Articles
5923 - MIPI D-PHY to CMOS Interface Bridge Soft IP: Can the DSI to CMOS IP be changed to DPHY1 from DPHY0?
The user can change the hardened D-PHY blocks location between DPHY0 and DPHY1 by adding a LOCATE preference in the .lpf file to SITE "MIPIDPHY0" or SITE "MIPIDPHY1". The LOCATE preference is the following, for example: LOCATE COMP " ...
5777 - [CrossLink] [MIPI D-PHY to CMOS Interface Bridge IP]: What can be the cause of frequency calculation error in DPHY to CMOS GPLL after clicking the 'Calculate PLL Frequencies' button of the DPHY-to-CMOS v1.3 Clarity GUI with provided configuration
With regards to D-PHY to CMOS v1.3 GUI, if the user happens to encounter the dialogue prompt saying that "the desired frequencies for this configuration could not be generated by the PLL", it means that it is not a recommended value that will be used ...
CrossLink-NX's MIPI D-PHY Virtual Channel Support Explained
The CrossLink-NX family supports a maximum of 4 virtual channels (VCs) per D-PHY interface when using standard configuration. This limit applies to both hard and soft D-PHY instances, ensuring consistent performance and timing closure across ...
6946 - What is the spec of 'sync_clk_i' of MIPI D-PHY Rx IP? Does the signal require to be in synced with any other clocks?
Description: Spec is given that 'sync_clk_i', or the 'Sync clock frequency', can support 24-200Mhz, and it is defaulted to 60Mhz, based on CSI-2/DSI D-PHY Rx IP Core IPUG 02081 document. 'syn_clk_i' does not need to synchronize with any clocks, and ...
PCIe IP Soft-DMA Mode: DMA Reset Required on Error Interrupt Detection
Description: In PCIe Soft-DMA mode, when an error condition occurs, the DMA IP asserts an interrupt to notify the Host of the detected error. If this interrupt is not properly handled and the DMA is not reset, the system may enter an unrecoverable ...