5439 - LatticeECP5: How is the detection algorithm of the Read Training error (IP port name: rt_err) and when is it asserted?
Description:
Read Training error indicates failure in Read Training process. The PHY IP will not work properly if there is a Read Training error. This signal should be checked when init_done signal is asserted.
Related Articles
304 - DDR2: What could be wrong if there is no read data valid signal detected from the Lattice DDR2 IP core?
There are several possible reasons when the read data valid signal is not asserted at all during the read operation: The read data valid signal is generated from the incoming DQS signal that is driven by a DDR2 memory device or memory module (except ...
2319 - [LatticeECP3]: Should I reset the Lattice DDR3 controller IP core after changing the "read_pulse_tap" signal?
The "read_pulse_tap" port is an input signal to the DDR3 controller IP core. Each DQS group has its own 3-bit read_pulse_tap port to control the READ signal timing to the DQSBUF hardware module. The DDR3 IP core allows dynamic READ pulse timing ...
6466 - MPCS IP: Can the equalization algorithm of the MPCS IP module be selected through the LMMI dynamically?
This can be done dynamically using LMMI (Lattice Memory Mapped Interface). The user just has to write the register address value (‘d217) to the lmmi_offset_i (address/offset) to access that PMA register. The needed information are shown below: ...
2684 - DDR3 IP: Why do I have two top-level wrappers inside a DDR3 IP core package generated from IPexpress ? Which one should I use for my design?
The DDR3 IP core package includes two top-level wrapper files in two different places using the same name, ddr3_sdram_mem_top_wrapper.v or .vhd. One of them which is located in the directory "ddr_p_eval\<user_name>\impl" is used solely for the core ...
7560 - LatticeECP3\ECP5: What is the PCIe Advanced Error Reporting header format of err_tlp_header[127:0]?
Description: The 128-bit AER bus of err_tlp_header[127:0] Header Word 0 starts at [127:96]. The interpretation is as below: [127:96] - Header Word 0 (Fmt, Type, TC, TD, EP, Attr, Length) [95:64] - Header Word 1 (Requester ID, Tag, Last DW BE, First ...