What algorithm is used in the Debayer IP?
The Debayer IP (FPGA-IPUG-02203) uses Variable Number of Gradients (VNG) algorithm.
Related Articles
DisplayPort TX IP Version 2.1.0 does not support back-to-back video input without blanking interval
Description DisplayPort TX IP version 2.1.0 requires the video input to provide blanking interval between active horizontal video lines to ensure correct video data packing. Failure symptoms include no video image output or black screen, even though ...PCIe DMA in Ring Buffer Operation mode unable to be stopped
Title: PCIe DMA in Ring Buffer Operation Mode Cannot Be Stopped Unexpectedly Issue Description: When the PCIe DMA is configured to operate in Ring Buffer DMA mode for continuous transfers, the DMA operation cannot be stopped unexpectedly. If a device ...6466 - MPCS IP: Can the equalization algorithm of the MPCS IP module be selected through the LMMI dynamically?
This can be done dynamically using LMMI (Lattice Memory Mapped Interface). The user just has to write the register address value (‘d217) to the lmmi_offset_i (address/offset) to access that PMA register. The needed information are shown below: ...5439 - LatticeECP5: How is the detection algorithm of the Read Training error (IP port name: rt_err) and when is it asserted?
Description: Read Training error indicates failure in Read Training process. The PHY IP will not work properly if there is a Read Training error. This signal should be checked when init_done signal is asserted.5389 - CrossLink: Why does the generated VHDL code does not contain any ports for CSI2/DSI D-Phy Receiver IP?
Description: CSI2/DSI D-Phy is a submodule IP. This only provides an instantiation templates for vhdl because it is expected that it will be used in a larger design. In addition, generating this IP is done in Verilog.