3665 - LatticeXP2: How to define even or odd parity while using Universal Asynchronous Receiver Transmitter (UART) Reference Design (<a href="https://www.latticesemi.com/view_document?document_id=3867" target="_blank" rel="noopener">RD1011</a>)?

• Related Articles

• 7763 - I3C Controller IP - Where can I download the Out of the Box Design Example

  Please refer to below information: I3C IP User Guide : https://www.latticesemi.com/products/designsoftwareandip/intellectualproperty/ipcore/ipcores04/i3c-controller Navigate to the IPUG from the link: Documentation > Quick Reference > User Manual > ...

• 6095 - ECP5/ECP5-5G / SERDES / PCS / PCIe: How to stabilize ECP5 SerDes/PCS-based design with unexpected behaviors (ex: Receiver CDR failing to lock &amp; receiver data is unstable) that happened on PCIe/g8B10B/SGMII/SDI interfaces?

  Description:This articles shows details and workaround to stabilize ECP5 SerDes/PCS-based design with unexpected behaviors. Solution:This is a known issue for Lattice ECP5 (LFE5UM) due to unstable Reset Soft Logic. A documented workaround ...

• 6233 - SLVS-EC Receiver IP Core: How to Set Reference Clock Frequency of SLVS-EC Rx IP core?

  The “reference clock” corresponds to the IP port refclk_*. This port represents the differential clock of the internal MPCS PLL. It can be sourced from any clock signal capable of generating the MPCS clock frequency specified in the “MPCS Clock ...

• 1699 - CPRI:&nbsp; Does the LatticeECP3 CPRI demo reference design work&nbsp;in the Lattice Diamond software?

  Yes. Currently we have the LatticeECP3 CPRI IP demo reference design (version2.0) that is available for download on our website: http://www.latticesemi.com/FileExplorer.aspx?media={A3EB1AA0-3EA0-40D2-8860-ABB289B9E731}&document_id=35086 Note: This ...

• 3819 - LatticeECP3: Does Lattice have a reference design to support Reduced Gigabit Media Independent Interface (RGMII)in LatticeECP3 device?

  Lattice has a reference design, that can be used as reference for the RGMII in LatticeECP3 device. Refer to FPGA-RD-02136, RGMII to GMII Bridge Design. ...