289 - LatticeXP2: How many times can a FLASHBAK be done in the LatticeXP2?
LatticeXP2 offers FlashBak capability, which is a way to store the data in the EBRs to the Flash
memory upon user command. This protects the user’s data from being lost when the system is powered off.
The CS100F 90nm FLASH process is specified for 10,000 cycles programming, and will have >20yr data retention capability of the device. During the qualification, all devices used for data retention study were pre-conditioned using 10,000 erase cycles. This ensures the LatticeXP2 can meet the data retention expectation after cycling the FLASH memory. This data is available in our extended device reliability reports or the LatticeXP2 Product Family (now available online at www.latticesemi.com go to the Quality and Reliability page):
Related Articles
1687 - When implementing PCIe designs with Lattice devices that support SERDES, what should be done with the unused channels?
Single lane PCIe interfaces to root-complex carriers are often created with optional 4-lane PCIe capabilities in mind. Although this provides future capabilities of the system. it can also create unwanted issues. Connecting of the other 3-lanes (as ...
5715 - ECP5/ECP5-5G: Do we need a tmwc(Additional Wakeup Master Clock after DONE pin is high) at ECP5 (like at ECP3 = 100 - 500 additional clock cycles)? If yes, what value?
ECP3 and ECP5 are different designs, even though there was an effort to make the ECP5 wakeup sequence behavior as same as ECP3 while developing ECP5, there is a structural difference between them. In term of the tMWC (Additional Wakeup Master Clock ...
6323 - MachXO3: Can the HCSL to LVDS Translation be done in MachXO3 Device?
The MachXO3 can accept with HCSL output when either internal or external parallel termination is ON, so that can convert the current drive to voltage drive, and our differential input buffer can detect the 0/1. And then, the user can use true LVDS to ...
1063 - How many seondary clocks are supported per region of ECP2/XP2 devices?
The ECP2/XP2 devices support region-based secondary clocks. There are total 8 secondary clock lines (SC0 - SC7), but only four of them (SC0 - SC3) can be used as Secondary Clocks (including CLK, CE and LSR controls), the other four lines (SC4 - SC7) ...
5983 - Platform Manager 2: How many external DC-DC can be connected with GPIO output?
Controlling various DC-DC enable pins using a single GPIO will be dependent on the internal pull up within the DC-DC. Any number of DC-DC is may be enabled as long as the maximum GPIO source current does not exceed. The other tricky part will be ...