5715 - ECP5/ECP5-5G: Do we need a tmwc(Additional Wakeup Master Clock after DONE pin is high) at ECP5 (like at ECP3 = 100 - 500 additional clock cycles)? If yes, what value?

• Related Articles

• 1965 - LatticeECP2/M: What do users need to consider when using the LatticeECP2/M Dynamic Clock Select (DCS)?

  Documentation on LatticeECP2/M's DCS is located in page 10-29 of the LatticeECP2/M SysClock PLL/DLL Design and Usage Guide. The link to the Application note(TN1103) can be located here. One of the issues that users will run into when using the DCS is ...

• 1033 - Do the unused I/O pins need to be grounded in a device?

  Lattice devices have weak internal pull-ups on all I/Os. So the I/O pins which are not used in the design do not need to be grounded or connected anywhere. Some of Lattice devices have global setting for pull-ups on IOs like On, Off or Bus Hold, and ...

• 872 - What is the rule of thumb to assign primary clock, secondary clock, or edge clock?

  For fast clocks that need to cover the majority of the FPGA with low skew between registers, use primary clock routing. The trade off when using primary clock routing is that there will be additional injection delay to route into the primary clock ...

• 2453 - LatticeXP2: What does the I/O Type in Table 14-1 of TN1141 mean? For example, is the INITN pin only used as a bi-directional pin when CFG0 is high?

  The I/O Type in Table 14-1 of TN1141 is for all the sysCONFIG pins during configuration. For the dual-purpose sysCONFIG pins, when they are used as general purpose I/Os after configuration, they can use any I/O type such as input, output and ...

• 2475 - Why must I use a Primary Clock Input for a clock instead of a general purpose pin?

  Lattice recommends always using Primary Clock (PCLK) inputs for clocks. An exception is when a clock input is routed directly to a single PLL then a dedicated PLL input should be used. If multiple PLLs are using the same input clock then a PCLK Input ...