1534 - LSFR IP: How do users set the "Feedback Polynomial" when implementing the Linear Feedback Shift Register (LFSR) Arithmetic Module in IP express?
This question can be answered best by going over an example.
Let's assume the user would like to implement a 64-bit LFSR with polynomial X^64+X^4+X^3+X^1+1.
Excluding the + 1 at the end of the polynomial above, user should create a binary string that represents each coefficient (1 or 0 depending on whether it is present in the equation) for each of X^1 through X^64:
X^64..............................................................X^1
1000000000000000000000000000000000000000000000000000000000001101
Then, convert this binary string to hexadecimal: 800000000000000D
User should now enter this hexadecimal value into the Feedback Polynomial field.
Related Articles
2511 - LatticeECP3: Can a LatticeECP3 PLL use a phase-shifted clock output as the feedback clock input?
Description: You can use a phase shifted output clock, such as CLKOS, as the input to the feedback clock. However it is recommended to use a non-phase shifted clock as the feedback clock and adjust the phase as needed on the phase shifted clock ...
7027 - Lattice PLL IP Simulation: slight out-of-phase response even though no phase shift is introduced
Description: The Lattice PLL model is a simplified version of the PLL's features, excluding the loop dynamics that create and control the PLL's internal oscillator. Solution: The phase shift feature refers to the un-phase-shifted output clock and is ...
7473 - I2CFIFO Module: Why do I2CFIFO produce glitch when starting an I2C transaction?
Description: When using a slow clock, I2CFIFO module SDA output delay could be too large which may caused SDA glitches to happens during starting of an I2C transaction. Solution: To remove the glitch, user need to set SDA_DEL_SEL:NDelay = 0 with ...
7738 - Can Global Set/Reset resources be analyzed in Radiant STA tools with Avant?
Global Set/Reset resources cannot be analyzed in STA tools for both Nexus and Avant devices. For the resource's useability, Users may refer to Global Set/Reset Usage for Nexus Platform Application note found in ...
3778 - For the MachXO2 EFB (Embedded Functional Block) I2C, when is the TRRDY (Transmit Ready) bit of the I2C Status Register (I2C_1_SR register) set to low for I2C master/slave transaction?
The TRRDY goes low in the following cases: 1. When I2C master is transmitting, the TRRDY goes low whenever you load the Transmit Register (TXDR) with some data, and at the first posedge of the SCL for the next frame, it will go high again. 2. When ...