7473 - I2CFIFO Module: Why do I2CFIFO produce glitch when starting an I2C transaction?

• Related Articles

• 3024 - What are the various ways to produce RAM/ROM in a design? What is the power up state or content of an inferred RAM?

  There are two ways to produce RAM and ROM in a design. You can write code for the design so that the synthesis tool infers the memory or you can instantiate predefined IPexpress or PMI (Parametrized Module Instantiation) memory modules. Inferring ...

• 5712 - MachXO3L: Does PLL clock outputs are glitch less when enabled or disabled via ENCLKO*?

  The output clocks are glitchless during enabled or disabled event through ENCLKO*.

• 7096 - DDR: Can the "DDR_Generic" Module in Lattice Radiant and Diamond software which has DDR communication supports bidirectional input and output?

  The Generic Double Data Rate Input/Output (GDDR I/O) Module has separate receive DDR interface and transmit DDR interface, it doesn't support the use of GDDRx1 pin as input and the same pin as output. The 'Interface Type' option in IP Catalog for DDR ...

• 3778 - For the MachXO2 EFB (Embedded Functional Block) I2C, when is the TRRDY (Transmit Ready) bit of the I2C Status Register (I2C_1_SR register) set to low for I2C master/slave transaction?

  The TRRDY goes low in the following cases: 1. When I2C master is transmitting, the TRRDY goes low whenever you load the Transmit Register (TXDR) with some data, and at the first posedge of the SCL for the next frame, it will go high again. 2. When ...

• 1411 - How do I connect the signal "clk_s" in the GDDRX2(X4)_RX(TX).ECLK module for MACHXO2 device?

  The "clk_s" signal is a slow clock used for generating the reset synchronization logic of any x2 or higher gearing interfaces. The only requirement of this clock is that its frequency must be slower than the Edge clock(ECLK). Therefore, you can even ...