3778 - For the MachXO2 EFB (Embedded Functional Block) I2C, when is the TRRDY (Transmit Ready) bit of the I2C Status Register (I2C_1_SR register) set to low for I2C master/slave transaction?

The TRRDY goes low in the following cases: 1. When I2C master is transmitting, the TRRDY goes low whenever you load the Transmit Register (TXDR) with some data, and at the first posedge of the SCL for the next frame, it will go high again. 2. When I2C master is receiving, the TRRDY goes low when you load the TXDR with the I2C slave address and then goes high at the first posedge of SCL. Next, the TRRDY will go low as the read bit is detected in the I2C frame (Repeat Start + Slave address + Read). When the 8 bits are successfully received TRRDY goes high. The TRRDY goes low again when the Wishbone master controller has read the data in the Receive Register (RXDR). Refer to the EFB I2C Master Read-Write waveform in TN1246, Using User Flash Memory and Hardened Control Functions in MachXO2 Devices Reference Guide.

• Related Articles

• 1412 - Can I implement Error Check Codes in the Embedded Block Ram (EBR) based memory modules?

  IPexpress allows you to implement Error Check Codes (ECC) in the Embedded Block Ram (EBR) based memory modules. There is a checkbox to enable ECC in the configuration tab for the module. If you choose to use ECC, you will have a 2-bit error signal ...

• 7473 - I2CFIFO Module: Why do I2CFIFO produce glitch when starting an I2C transaction?

  Description: When using a slow clock, I2CFIFO module SDA output delay could be too large which may caused SDA glitches to happens during starting of an I2C transaction. Solution: To remove the glitch, user need to set SDA_DEL_SEL:NDelay = 0 with ...

• 235 - All FPGA: How does the output register and read enable (RDEN) signal affect Dual Clock FIFO (FIFO_DC)?

  Description: The IPexpress tool within Lattice development software allows user to generate FIFO_DC using Embedded Block Ram (EBR) or distributed memory. During the generation of the FIFO_DC module, there are options to use output registers, and/or ...

• 3538 - Diamond / EBR: Is there an easy way to modify some Embedded Block RAM (EBR) data before running bitgen with encryption enabled?

  Solution:To modify the Embedded Block RAM (EBR) data through command line, use medit command. User can follow below steps- 1. Load the test project and check the path by using the "pwd" command in Tcl Console. By default, it navigates to the /test ...

• 1771 - MachXO: are the charge pumps and oscillators working after configuration? 

  When the PLL is in power down (default when it is not used), the current to PLL is turned off, and the VCO and Charge Pump is not running. After programming completes, there is a dedicated global bit to disable the oscillator. Oscillator is turned ...