When the PLL is in power down (default when it is not used), the current to PLL is turned off, and the VCO and Charge Pump is not running.
After programming completes, there is a dedicated global bit to disable the oscillator. Oscillator is turned off if not used to save power.
This applies to most of Lattice FPGA families.