1771 - MachXO: are the charge pumps and oscillators working after configuration?
When the PLL is in power down (default when it is not used), the current to PLL is turned off, and the VCO and Charge Pump is not running.
After programming completes, there is a dedicated global bit to disable the oscillator. Oscillator is turned off if not used to save power.
This applies to most of Lattice FPGA families.
Related Articles
3767 - What is the limit of writing or reading of Single Port RAM for MachXO2 devices? Why can't I find the exact limit on how fast write or read from Single Port RAM can be done?
The maximum frequency limit value for Single Port RAM depends on the speed grade and the type of the device (that is ZE/HC/HE). For example, in case of the MachXO2 Breakout Board (MachXO2-7000HE and speed grade 4), the maximum frequency limit of a ...
5931 - ICE40: Where can we change the configuration oscillator clock frequency for iCE40 Devices?
Solution: Depending on what software you are using, (Radiang Software or iCEcube2), you can change the configuration oscillator clock frequency using these steps. Radiant Software: Go to Project > Active Stratefy > Bitstream Settings > Oscillator ...
1686 - What is the impact and potential problems when the reference clock input of the PLL in the FPGA is lower than the specification defined in datasheet?
It is common for most of today’s FPGA’s to provide multiple PLLs to support the flexible clock requirements needed for today's complex system design. The PLL has a specific frequency operational range. For example, the LatticeXP2 datasheet indicates ...
How to access the Nexus PLL configuration space register via APB2LMMI?
One of the most common points of confusion stems from the updated address mapping in PLL version 1.9.0. Previously, the APB interface used a different width and offset scheme for accessing PLL registers. However, with the release of this version, the ...
3778 - For the MachXO2 EFB (Embedded Functional Block) I2C, when is the TRRDY (Transmit Ready) bit of the I2C Status Register (I2C_1_SR register) set to low for I2C master/slave transaction?
The TRRDY goes low in the following cases: 1. When I2C master is transmitting, the TRRDY goes low whenever you load the Transmit Register (TXDR) with some data, and at the first posedge of the SCL for the next frame, it will go high again. 2. When ...