Divider IP v1.6.2: IP Generation Failure When Data Width ≥ 32
Issue Description
A known issue has been identified in Divider IP v1.6.2 where IP generation may fail when the Numerator Data Width or Denominator Data Width is configured to 32 bits or greater. Affected configurations may encounter an IP generation error when Generate is selected, resulting in unsuccessful IP generation.Warning/Error Messages Observed:
Warning: missing driver HDL files.Error: Fail to run componentGenerator(create_constraint_file). Command line: "C:/Iscc/radiant/2026.1/ispfpga\data\python\nt64\bin\python" "<project_directory>\<ip_instance>\eval/create_constraint.py"The issue affects most configurations where the Numerator Data Width or Denominator Data Width is set to 32 bits or greater, except for the following combinations which generate successfully:
- Numerator = 64, Denominator = 32
- Numerator = 32, Denominator = 64
- Numerator = 64, Denominator = 64
Affected Device
The issue was identified on a CertusPro-NX design. Because the behavior originates from Divider IP v1.6.2, other device families that support this IP may also be affected, including:
- CrossLink-NX, Certus-NX, MachXO5-NX, Certus-NX-RT, CertusPro-NX-RT, Avant, Certus-N2
Affected IP Version
This issue is observed in Divider IP version 1.6.2
Target Fix
The fix is currently planned for inclusion in Radiant 2026.1 Service Pack 1 (SP1).
Interim Workaround
As an interim workaround, an updated IP package (latticesemi.com_divider_1.6.3.01.ipk) containing the corrected create_constraint.py file is available.Downloading the IP Package
Please access and download the IPK here: https://latticesemi.files.com/f/6ca83c15861b2de9
Installing the IP Package in Lattice Radiant
- Open your project in Lattice Radiant.
- Open the IP Catalog:
- Select Tools → IP Catalog, or
- Open the IP Catalog tab in the Radiant workspace.
- In the IP Catalog, click Install a User IP.
- Browse to the provided .ipk file and click Open.
5. If prompted with an IP license agreement, kindly review it and select Accept.
6. If Radiant detects an existing version of the IP, you will be asked whether to update it: Select Yes to replace the existing version with the new one (recommended), or Select No to keep both versions installed.
7. Once installed, the IP will be added to the IP Catalog and stored in your user IP directory (for example, C:\Users\<username>\RadiantIPLocal\<IP_name>).
8. You can then instantiate and configure the IP directly from the IP Catalog.
For additional information on configuring and using the IP, please refer to the Divider IP User Guide (FPGA-IPUG-02130).
Expected Result After Applying the Patch
Divider IP generation succeeds for the affected data width combinations, including configurations where the Numerator Data Width or Denominator Data Width is 32 bits or greater.
Related Articles
6277 - Counter IP: When using the IP Module "Counter", how will I adjust the value for "Higher count value" when "Data Width" of 32 Bit is chosen?
Description: When the configuration from data width is set to 32 up to 64, it is greyed out for the counter's lower and higher count values. Solution: As a workaround, you can use an external text editor such as Notepad or Notepad++ to edit the ...2631 - ECP3/FIFO_DC: What's the usage of Bus Ordering Style when using FIFO_DC of Lattice IPExpress which has different data width between write and read port?
FIFO_DC is a flexible IP which allows user to translate bus size from write side to read side. Some examples are given to explain how to select Bus Ordering Style. In the case when write data width is 36 bits and read width is 18 bits. 1. Big Endian ...6840 - ADC for Nexus FPGAs: Why does ADC DTR (Digital Temperature Readout) data is always 0?
Stretched the pulse width of SOC and COG based on the required ADC clock cycles of conversion to fix the temperature sensing issue. A. The SOC signal should follow the requirement stated on FPGA-TN-02129 (Section 3.6. ADC Conversion). "The analog ...7571 - Diamond FIR IP: ERROR - logical block <> with type <> is unexpanded.
Description: When the user generates the FIR IP in Diamond, an error may occur during translate design. Solution: There is currently no fix for this. However, please see the following steps for a workaround: 1. Go to ...6274 - CrossLink-NX: How to use the GDDR_SYNC Soft IP?
Please refer to Section 9. Soft IP Modules of the FPGA-TN-02097 (CrossLink-NX High-Speed I/O Interface Technical Note). The said Soft IPs are used in Generic DDR IP depending on the Interface as seen in Table 9.2.Soft IP Used in Each Interface. After ...