7571 - Diamond FIR IP: ERROR - logical block <> with type <> is unexpanded.
Description:
When the user generates the FIR IP in Diamond, an error may occur during translate design.
Solution:
There is currently no fix for this. However, please see the following steps for a workaround:
1. Go to https://ipupdate.latticesemi.com/ipexpress/ and choose your OS
2. Choose exefile
3. Choose fir_v6_0_4_0.exe and download the executable
4. Open the executable and proceed with reinstalling the FIR. This will replace the existing FIR installed in the LatticeCore folder.
5. Reconfigure and regenerate the IP in Clarity Designer.
6. Rerun until Translate Design.
7. If you encounter any license issues during Bitstream Generation, please file a technical support ticket to request additional licenses. For example, if you are using ECP5, then the license error requires you to have e4u.
Related Articles
1412 - Can I implement Error Check Codes in the Embedded Block Ram (EBR) based memory modules?
IPexpress allows you to implement Error Check Codes (ECC) in the Embedded Block Ram (EBR) based memory modules. There is a checkbox to enable ECC in the configuration tab for the module. If you choose to use ECC, you will have a 2-bit error signal ...3538 - Diamond / EBR: Is there an easy way to modify some Embedded Block RAM (EBR) data before running bitgen with encryption enabled?
Solution:To modify the Embedded Block RAM (EBR) data through command line, use medit command. User can follow below steps- 1. Load the test project and check the path by using the "pwd" command in Tcl Console. By default, it navigates to the /test ...5568 - Diamond/MachXO3: How to use the Lattice primitives in this device family?
DescriptionL Please check the FPGA Libraries Reference Guide. Open Diamond Software -> Start Page -> Look for the "Reference Guides" -> Diamond [DIAMOND VERSION] FPGA Libraries (PDF version) Actual Libraries can be found in the following directories ...6650 - Nexus : Can we monitor the voltage of Block Ram with Nexus ADC?
Description: The voltage of Block Ram is shared with the Vcc power rail. Also, Block Ram has no sub-power rail to access and monitor it.1156 - How can I specify what type of PLL is used for a LatticeECP2/M FPGA?
Beginning in version 7.1 of ispLEVER, the user can specify explicitly whether the software will create a GPLL or an SPLL for the LatticeECP2/M when creating the PLL using IPExpress. This is done with a radio style selector button under the Delay ...