970 - How do I implement edge clock routing from a Primary IO (PIO) in a LatticeECP2/M device? <BR>

• Related Articles

• 872 - What is the rule of thumb to assign primary clock, secondary clock, or edge clock?

  For fast clocks that need to cover the majority of the FPGA with low skew between registers, use primary clock routing. The trade off when using primary clock routing is that there will be additional injection delay to route into the primary clock ...

• 1152 - Will Lattice FPGA's allow me to drive&nbsp;primary clock signal also drive on the edge clock?

  Yes, can do this for the for the LatticeECP2/M, LatticeECP3, and LatticeSC/M FPGA devices. If you have a Primary clock signal that you also want to use to drive an edge clock, use the "PRIMARY2EDGE" preference. This will insure that the software ...

• 2390 - LatticeECP3: Can all Tx PLL clocks of SERDES drive the primary clock routing directly?<br>

  Description: No, only the Tx PLL half/full rate clocks in channel 0 of each SERDES quad may drive the primary clock routing directly. Eight primary clocks(CLK0~CLK7) may be used for LatticeECP3 devices. To drive the primary clock routing directly: ...

• 1965 - LatticeECP2/M:&nbsp; What do users need to consider when using the LatticeECP2/M Dynamic Clock Select (DCS)?<br>

  Documentation on LatticeECP2/M's DCS is located in page 10-29 of the LatticeECP2/M SysClock PLL/DLL Design and Usage Guide. The link to the Application note(TN1103) can be located here. One of the issues that users will run into when using the DCS is ...

• 5590 - Clock: How to route internal oscillator clock to the primary clock network in Radiant?

  Description: This FAQ provide the guide to router internal oscillator clock to the primary clock network in Radiant. Solution: The “USE PRIMARY" option in Radiant Device Constraint Editor can be used to force-connect non-direct access ports to a ...