2003 - LatticeECP3: We are seeing the primary clock delay to multiple IO Logic elements are the same in the LatticeECP3 device, is this correct?
Yes, the primary clock tree to most of the IOLs in the LatticeECP3 is balanced hence you see the delays are almost the same. The only difference you will see is in primary clock tree delays to SERDES pins or IOL pins at the EBR row ends. The primary clock tree delay to rest of the IOLs are all balanced so will be the same.
Related Articles
970 - How do I implement edge clock routing from a Primary IO (PIO) in a LatticeECP2/M device? <BR>
You need to locate an input buffer in a dedicated site that supports direct access to the edge clock spine. This applies to PIOs that clock special elements like IDDR/ODDR as well as CLKDIV blocks. Typically, you need to specifiy an EDGE preference ...
1152 - Will Lattice FPGA's allow me to drive primary clock signal also drive on the edge clock?
Yes, can do this for the for the LatticeECP2/M, LatticeECP3, and LatticeSC/M FPGA devices. If you have a Primary clock signal that you also want to use to drive an edge clock, use the "PRIMARY2EDGE" preference. This will insure that the software ...
2475 - Why must I use a Primary Clock Input for a clock instead of a general purpose pin?
Lattice recommends always using Primary Clock (PCLK) inputs for clocks. An exception is when a clock input is routed directly to a single PLL then a dedicated PLL input should be used. If multiple PLLs are using the same input clock then a PCLK Input ...
872 - What is the rule of thumb to assign primary clock, secondary clock, or edge clock?
For fast clocks that need to cover the majority of the FPGA with low skew between registers, use primary clock routing. The trade off when using primary clock routing is that there will be additional injection delay to route into the primary clock ...
1957 - [LatticeECP3] Is there a method to partition a PRIMARY clock network?
Yes, each PRIMARY global clock nets in a LatticeECP3 device can be partitioned into four QUADRANTs. In a LatticeECP3 device, there are a total of 8 PRIMARY global clock nets. If each of them can be partitioned, then it is possible to have up to 32 ...