873 - What types of issues could cause the PLL to lose lock?
Situation:
A CLKI input frequency to a PLL in a Lattice device is within the normal range for proper PLL operation, yet the PLL loses lock every now and then.
Answer:
As an example when using a LatticeXP2 device, check that the CLK signal that arrives at the PLL input pin meets the CLKI input specifications as given in the
LatticeXP2 datasheet.
- TIPJIT period jitter should be less than +/-200ps
- rise/fall times should be less than 1ns
Those two specifications could be violated if the CLKI signal is being passed through a low pass filter network, or if the CLKI input is also passed on to other receivers on the PCB (the additional receiver loads can cause "runt" edges). If you have concerns about edge speeds for the clock inputs the PCB, an IBIS simulation can help answer how the clock edges will look at the CLKI input.
Also check the clock source itself, does it have low jitter and a fast edge output?
If not, you might look at adding a clock driver IC such as the Lattice ispClockdevices. The ispClock devices provide multiple high quality low jitter clock outputs with internal source termination. You can read more about the ispClock devices here:
http://www.latticesemi.com/products/ispclock/index.cfm?source=topnav
Related Articles
3678 - <span id="lf104285">PLL: When does the lock of PLL lose?</span>
Description: There could be several reasons for Phase Lock Loop (PLL) losing the lock. 1.If the input clock or feedback signals to the PLL become invalid. 2.If there is Noise in the PLL power supply. 3.If the input clock Period Jitter (tIPJIT) of the ...
793 - <p>PLL: If the PLL loses lock after the LOCK signal has gone high/active, will the LOCK signal go low to indicate that the PLL has lost lock? </p>
Definition: The Lattice FPGA LatticeECP2, LatticeECP2M, LatticeECP3, LatticeSC all have PLL modules. The PLL module has a Lock signal indiating the status of the PLL. For some applications users may use this LOCK signal as a flag or control signal ...
1155 - Why won't the second PLL in a cascaded PLL design achieve lock during simulation?
My design uses 2 PLLs that are cascaded; i.e the output of the 1st PLL is the input of the 2nd PLL. The 1st PLL functions fine in simulations but the 2nd PLL will not achieve lock and the output frequency is not correct. The input frequency of the ...
2491 - Is the PLL Lock time, Tlock, measured from power ramp up?
The lock time of the PLL is not gated to power ramp up, it is dependent on the reset signal. After the FPGA is finished configuring, a global reset signal (GSR) is asserted to the chip prior to waking up and operating. PLL lock time, Tlock, is ...
6506 - PLL: When will the reset of the PLL be released?
If the reset is released before the input clock to the PLL stabilizes (or is input), the PLL does not output the clock and Lock signals.
Definition: When will the reset of the PLL be released? If the reset is released before the input clock to the PLL stabilizes (or is input), the PLL does not output the clock and Lock signals. Solution: Please find section 14.5.3 of FPGA-TN-02095 on ...