7608 - Propel Builder: How to export AMBA bus out from Lattice Propel Builder system with a valid memory-mapped address range to the higher-level module.

The Feedthrough IP allows you to export the specific AMBA bus out from the Lattice Propel Builder system to the higher-level module. Please refer to FPGA-AN-02072-1.0: Lattice RISC-V Embedded Design Guidelines for more information on the application and implementation guideline.

Related Articles
7707 - CertusPro-NX/System Memory v2.3.0: Why is the maximum Memory Address Depth was reduced in v2.3.0.
Description: In System Memory v2.3.0, users may notice that the maximum Memory Address Depth support for the CertusPro-NX device is limited to 43,008, compared to the previous version 2.0.0, which supported up to 106,496. This reduction is due to an ...
7406 - RISC-V CPU IP Core: Do Lattice RISC-V supports exception trap handler when writing data to an invalid address?
Description: RISC-V SM(v1.5)/MC(v2.5) CPUs currently only support trap handler for read access error. When CPU read from an invalid instruction/data address range, it will cause an exception which trigger the trap handler. However, if CPU write to an ...
7283 - System Memory IP: Does using the Output Register on System Memory IP (AHBL/AXI interface) ensure functionality for the RISC-V MC processor?
Description: Setup violations in path between RAM and CPU over new extended memory CPU system. Path Begin : ...
7431 - AXI4 Interconnect Module: Why the interconnect return DECERR response when perform AXI4 read/write transaction?
Description: There is a known issue found in AXI4 Interconnect Module where VHDL parameter assignment is not parse correctly results in wrong internal address decoding. This issue is manifest when the IP is generated in VHDL. Solution: To workaround ...
7035 - Propel: Why Propel Timer/Counter IP register settings were reset when I start/stop the timer with driver API?
Description: This is due to a software bug in gp_timer.c where the gp_timer_config and gp_timer_stop API used reg_32b_write instead of read-modify-write reg_32b_modify. When write to control register, it overwrite the register value instead of ...

7608 - Propel Builder: How to export AMBA bus out from Lattice Propel Builder system with a valid memory-mapped address range to the higher-level module.

7608 - Propel Builder: How to export AMBA bus out from Lattice Propel Builder system with a valid memory-mapped address range to the higher-level module.

Related Articles

7707 - CertusPro-NX/System Memory v2.3.0: Why is the maximum Memory Address Depth was reduced in v2.3.0.

7406 - RISC-V CPU IP Core: Do Lattice RISC-V supports exception trap handler when writing data to an invalid address?

7283 - System Memory IP: Does using the Output Register on System Memory IP (AHBL/AXI interface) ensure functionality for the RISC-V MC processor?

7431 - AXI4 Interconnect Module: Why the interconnect return DECERR response when perform AXI4 read/write transaction?

7035 - Propel: Why Propel Timer/Counter IP register settings were reset when I start/stop the timer with driver API?