7179 - GPIO IP Core: How to implement Propel GPIO tristate buffer in RTL?
User may refer to below RTL code for GPIO bi-directional tri-state buffer assignment.
assign gpio = gpio_en_o ? gpio_o : 1'bz;
assign gpio_i = gpio;
Related Articles
7449 - Timer/Counter IP Core v1.3.0: Why Timer/Counter does not generate interrupt (IRQ)?
Description: Due to a known issue in Timer/Counter IP Core v1.3.0, user may observed that interrupt is not generated during counter timeout. Solution: To workaround this issue, please revert back to Timer/Counter IP Core v1.2.2. This is scheduled to ...7501 - RISC-V CPU IP Core: How to achieve cache coherency with RISC-V CPU
RISC-V cacheable address is configurable in MC, and fixed in RX. The RISC-V core is implementing write through policy, both the cache and destination value will be updated when store operation happen. This imply that CPU store operation will write to ...7608 - Propel Builder: How to export AMBA bus out from Lattice Propel Builder system with a valid memory-mapped address range to the higher-level module.
The Feedthrough IP allows you to export the specific AMBA bus out from the Lattice Propel Builder system to the higher-level module. Please refer to FPGA-AN-02072-1.0: Lattice RISC-V Embedded Design Guidelines for more information on the application ...7035 - Propel: Why Propel Timer/Counter IP register settings were reset when I start/stop the timer with driver API?
Description: This is due to a software bug in gp_timer.c where the gp_timer_config and gp_timer_stop API used reg_32b_write instead of read-modify-write reg_32b_modify. When write to control register, it overwrite the register value instead of ...7216 - What is the difference, in terms of circuitry and RTL, between the selected mode (Cycle/Time) for choosing the Timeout value of the Watchdog Timer IP?
The Cycle and Time mode uses the same circuit or RTL. The mode is just to give flexibility to the user to input the Timeout value (either through cycles or periods) through the IP GUI.