7216 - What is the difference, in terms of circuitry and RTL, between the selected mode (Cycle/Time) for choosing the Timeout value of the Watchdog Timer IP?

• Related Articles

• 7449 - Timer/Counter IP Core v1.3.0: Why Timer/Counter does not generate interrupt (IRQ)?

  Description: Due to a known issue in Timer/Counter IP Core v1.3.0, user may observed that interrupt is not generated during counter timeout. Solution: To workaround this issue, please revert back to Timer/Counter IP Core v1.2.2. This is scheduled to ...

• 7035 - Propel: Why Propel Timer/Counter IP register settings were reset when I start/stop the timer with driver API?

  Description: This is due to a software bug in gp_timer.c where the gp_timer_config and gp_timer_stop API used reg_32b_write instead of read-modify-write reg_32b_modify. When write to control register, it overwrite the register value instead of ...

• 6784 - Propel / Timer/Counter IP version 1.2.0 or earlier: Why is CPU hanging in debug when the number of timers set on the Timer/Counter IP GUI is 1?

  Description: This error will only be observed when performing Open OCD debugging. A hang will be observed while doing a step-through debugging. This is caused a bug on the python script that generates the IP RTL. There is a NUM_OF_TIMERS parameter on ...

• 7755 - RISC-V IP: Does the RISC-V Processor Support Vectored Mode Interrupts?

  Description Only RISC-V RX balanced mode and advanced mode support vectored interrupt table. Other RISC-V variant does not support vector interrupt mode. Resolution For RX core, user may find the macro in riscv.h Change it to MTVEC_MODE_VECTORED and ...

• 7179 - GPIO IP Core: How to implement Propel GPIO tristate buffer in RTL?

  User may refer to below RTL code for GPIO bi-directional tri-state buffer assignment. assign gpio = gpio_en_o ? gpio_o : 1'bz; assign gpio_i = gpio;