6968 - Tri-speed Ethernet MAC: How to resolve Tri-speed Ethernet MAC version 1.4.0 synthesis error?
Description:
Following error is encountered when compiling Radiant project with Tri-speed Ethernet MAC IP version 1.4.0, which is due to invalid .ldc file constraint:
Error 1026000 Synthesis ERROR - C:/prj/RD/TSEMAC_SGMII/tsmac_ip_d/constraints/tsmac_ip_d.ldc (112) : No clock matched 'pll_refclk_i'. [tsmac_ip_d.ldc:112]
Solution:
Open <IP Component Name>/constraints/<IP Component Name>.ldc file, and remove following constraint from line 112:
set_clock_groups -group [get_clocks clk_i] -group [get_clocks mdc_i] -group [get_clocks pll_refclk_i] -group [get_clocks clk_125m_pll_o] -group [get_clocks clk_625m_pll_o] -group [get_clocks clk_625m_90_pll_o] -group [get_clocks usr_clk_o] -group [get_clocks cdro_srclk] -group [get_clocks rx_eclk] -group [get_clocks tx_eclk] -asynchronous
This issue has been fixed in Tri-speed Ethernet MAC v1.5.0.
Related Articles
3524 - Lattice ECP3: How can we access configuration registers of Lattice Tri-Speed Ethernet MAC (TSMAC) IP Core ?
Configuration registers of Tri-Speed Ethernet MAC (TSMAC) IP Core can be accessed through Host Interface. Also, values for particular registers can be hard coded in the ts_mac_core.v file if you are not using any host interface module in your design.
7760 - What are the associated MII/GMII interface clock domains in Tri-Speed Ethernet (TSE) IP v1.7.1 and earlier, and which versions does this apply to?
This article clarifies the clock domain assignments for the MII/GMII interface as described in the Tri-Speed Ethernet IP User Guide (FPGA-IPUG-02084-2.2). The table below includes an amended version of the original documentation to help users ...
3051 - LatticeECP5: When the packet size is larger than the value defined in Maximum Packet Size register, can Tri-speed MAC block still work?
Yes, when the received frame length exceeds the max_frame_len register setting, the Receiver of Tri-speed MAC block can still receive the frame correctly. But need to set the flag of rx_stat_vector[31], indicating it’s a long frame, and there is no ...
7743 - How to implement Gigabit Ethernet in Certus-NX, CertusPro-NX, MachXO5-NX and CrossLink-NX FPGAs?
Lattice currently recommends the following for implementing Gigabit Ethernet interfaces: CertusPro-NX FPGAs: Use SERDES-based SGMII or RGMII Certus-NX, MachXO5-NX, and CrossLink-NX: Use RGMII These recommendations are based on updated LVDS-based ...
1515 - LatticeECP3: Does Lattice have a demo package integrating the CPRI core with an Ethernet MAC, HDLC framer and processor core?
Description: No. The current Lattice CPRI IP core demo has the C&M channels connection ports which can be connected to an HDLC framer and Ethernet MAC core. The demo has its own test pattern generator and checker, but it does not include the HDLC ...