The loopback mode is not a static setting, but rather is dynamically controlled through the SCI Interface using the SerDes Control Register 6 (CH_15) > lb_ctl[3:0]. 

Please refer to Appendix A. Configuration Registers > Per Channel SerDes Control Register Details > SerDes Control Register 6 (CH_15) of FPGA-TN-02206: