6833 - MachXO3: Could the LSC_VERIFY_INCR_RTI (0x6A) and LSC_READ_CRC (0x60) commands be used with the XO3LF?

• Related Articles

• 6909 - MachXO3LF: What commands can we used on our SVF file to verify that we have written correct configuration into the SRAM?

  There are 2 ways to check if user have written correctly into the SRAM of the MachXO3LF: 1. LSC_BITSTREAM_BURST (0x7A): Using this command to program, the device will automatically check the CRC. User can then monitor the Status register or the DONE ...

• 6954 - All Nexus Families: How are the commands and bitstream sent in the Nexus device via Quad (x4) Slave SPI?

  See below on how to send the commands in Quad (x4) SSPI mode in comparison to Standard(x1) SSPI mode 1.) See below comparison on how the commands are sent using Standard Slave SPI vs. Quad Slave SPI. In this example, the LSC_REFRESH (0x79) command ...

• 7757 - Radiant Programmer: What is Erase, Program, Verify Quad 1 operation used for?

  Description: Erase, Program, Verify Quad 1 enables that QE bit to '1'. In general, there are two (2) requirements/steps to enable booting from external SPI Flash through x4 (QUAD Mode) Step 1 - Convert the bitstream file into hex (Quad I/O read mode) ...

• 6908 - How is the CRC the bitstream (.bit) file checked in the config logic of the FPGA?

  A CRC error is caused by incorrect or corrupt data. Data is read from the primary image in rows. As each row enters the Configuration Engine the data is checked for CRC consistency. Before the data enters the Configuration SRAM the CRC must be ...

• 6907 - MachXO3: Does the XO3LF have a CRC check after a bit file or data frame is written in the SRAM?

  Yes, XO3LF have a CRC frame on the bit file. It is shifted when using the LSC_BITSTREAM_BURST command. See CRC highlighted in red on the bit file and on the SVF file.