6648 - MIPI D-PHY:<div>Is it possible to connect two MIPI interfaces (2-lane input MIPI + 2-lane output MIPI) to the CertusPro-NX Versa Evaluation Board using the available connectors?</div>
Definition: Please use the FMC connector to utilize soft DPHY implementation. In the FPGA-EB-02046 CertusPro NX evaluation board, you may change the Bank supporting High Performance intended for FMC (Bank 3, 4, or 5) to 1.2V. To do this, you must follow Figure A.13 resistor installation to have a 1.2V voltage supply.
Related Articles
6236 - PCIe for Nexus FPGAs: What is the total amount of PCIe interfaces in CertusPro-NX-100 with different lanes?
The PCI Express Link Layer Quad for all CertusPro-NX devices has four PIPE interfaces that can be used in different number of links. This can provide the maximum flexibility, depending on the bandwidth of the application requirements. The PCIe link ...
7743 - How to implement Gigabit Ethernet in Certus-NX, CertusPro-NX, MachXO5-NX and CrossLink-NX FPGAs?
Lattice currently recommends the following for implementing Gigabit Ethernet interfaces: CertusPro-NX FPGAs: Use SERDES-based SGMII or RGMII Certus-NX, MachXO5-NX, and CrossLink-NX: Use RGMII These recommendations are based on updated LVDS-based ...
6504 - Crosslink-NX: How can I achieve 2.5Gbps per line for D-Phy TX?
Description: Crosslink-NX can supports 2.5Gbps per line, but when I started D-Phy TX version 1.70, the TX Line Rate per line is 160~1500 Mbps. Solution: In order for the 2.5 Gbps per lane to be supported, you need to change from Gear 8 to Gear 16. ...
5923 - MIPI D-PHY to CMOS Interface Bridge Soft IP: Can the DSI to CMOS IP be changed to DPHY1 from DPHY0?
The user can change the hardened D-PHY blocks location between DPHY0 and DPHY1 by adding a LOCATE preference in the .lpf file to SITE "MIPIDPHY0" or SITE "MIPIDPHY1". The LOCATE preference is the following, for example: LOCATE COMP " ...
6946 - What is the spec of 'sync_clk_i' of MIPI D-PHY Rx IP? Does the signal require to be in synced with any other clocks?
Description: Spec is given that 'sync_clk_i', or the 'Sync clock frequency', can support 24-200Mhz, and it is defaulted to 60Mhz, based on CSI-2/DSI D-PHY Rx IP Core IPUG 02081 document. 'syn_clk_i' does not need to synchronize with any clocks, and ...