6519 - MIPI CSI-2 / DSI D-PHY Receiver: What is the use of the RX_FIFO in the MIPI D-phy RX IP?
Description:
RX_FIFO is used when clk_byte_fr_i and clk_byte_o does not have the same frequency and/or is not synchronous, therefore it is used in order for the clocks to be synchronized and run at the same frequency. Nowfor the FIFO we introduce the The Packet delay that allows us to set a value in which when we would be reading from the FIFO, While depth is how much we can store in the FIFO. Setting the Packet Delay too high and having a depth of too low will cause an Overflow/Overrun, the reason for this is since in a FIFO we apply both Read and Write, whenever the Data is being written in the FIFO in a fast rate and the READ operation is delayed at a very long time, there will be a time that the FIFO will be Full, which will cause an Overrun/Overflow (which means Writing in a Full Fifo). Therefore, it is recommended that whenever we increase the packet delay, we also increase the Depth of the FIFO.Unfortunately there is no Flag to identify whether you have set the right FIFO Depth and Packet delay
Related Articles
5923 - MIPI D-PHY to CMOS Interface Bridge Soft IP: Can the DSI to CMOS IP be changed to DPHY1 from DPHY0?
The user can change the hardened D-PHY blocks location between DPHY0 and DPHY1 by adding a LOCATE preference in the .lpf file to SITE "MIPIDPHY0" or SITE "MIPIDPHY1". The LOCATE preference is the following, for example: LOCATE COMP " ...
6512 - [MIPI CSI-2/ DSI D-PHY RX]Could you tell me about method to calculate of MIPI Rx IP's FIFO depth?
Solution: There is no specific formula being followed in setting up the packet delay and fifo depth. What is advised is to apply similar concept to rate, time, and distance. Where the goal is to make READ and WRITE run at same speed, or atleast Write ...
7265 - MIPI CSI-2 / DSI D-PHY Transmitter: What is 'Counter Width' parameter in rx_dphy IP and how to calculate the value?
Details: 'Counter Width' refers to bus width of the counter that tracks the number of rows written during the high-speed data transition. Setting the value for Counter Width is valid only when RX_FIO type is set to 'QUEUE' where high-speed data is ...
6946 - What is the spec of 'sync_clk_i' of MIPI D-PHY Rx IP? Does the signal require to be in synced with any other clocks?
Description: Spec is given that 'sync_clk_i', or the 'Sync clock frequency', can support 24-200Mhz, and it is defaulted to 60Mhz, based on CSI-2/DSI D-PHY Rx IP Core IPUG 02081 document. 'syn_clk_i' does not need to synchronize with any clocks, and ...
5389 - CrossLink: Why does the generated VHDL code does not contain any ports for CSI2/DSI D-Phy Receiver IP?
Description: CSI2/DSI D-Phy is a submodule IP. This only provides an instantiation templates for vhdl because it is expected that it will be used in a larger design. In addition, generating this IP is done in Verilog.