6215 - Certus Pro-NX: Does Lattice CertusPro-NX supports PCIe via PIPE + Soft PCIELL?

• Related Articles

• PCIe DMA in Ring Buffer Operation mode unable to be stopped

  Title: PCIe DMA in Ring Buffer Operation Mode Cannot Be Stopped Unexpectedly Issue Description: When the PCIe DMA is configured to operate in Ring Buffer DMA mode for continuous transfers, the DMA operation cannot be stopped unexpectedly. If a device ...

• PCIe IP Soft-DMA Mode: DMA Reset Required on Error Interrupt Detection

  Description: In PCIe Soft-DMA mode, when an error condition occurs, the DMA IP asserts an interrupt to notify the Host of the detected error. If this interrupt is not properly handled and the DMA is not reset, the system may enter an unrecoverable ...

• 7743 - How to implement Gigabit Ethernet in Certus-NX, CertusPro-NX, MachXO5-NX and CrossLink-NX FPGAs?

  Lattice currently recommends the following for implementing Gigabit Ethernet interfaces: CertusPro-NX FPGAs: Use SERDES-based SGMII or RGMII Certus-NX, MachXO5-NX, and CrossLink-NX: Use RGMII These recommendations are based on updated LVDS-based ...

• Workaround For CertusPro-NX's Reveal Controller Hard IP access - PCIeLL

  Issue Description/Symptom: The user RTL is unable to write to PCIe Link Layer registers through LMMI when PCIeLL is enabled and accessed on the Hard IP Setup of the Reveal Controller. Figure 1: Root Causes: Reveal will insert a MUX which handles the ...

• 6447 - CertusPro-NX PCIe: Does both Quad 0 and Quad 1 support hard IP block of PCIe link layer?

  CertusPro-NX only supports the hard IP block PCIe link layer on Quad 0. For more information, refer to second paragraph of section '11.1. PCI Express Mode' on FPGA-TN-02245.