PCIe DMA in Ring Buffer Operation mode unable to be stopped
Title:
PCIe DMA in Ring
Buffer Operation Mode Cannot Be Stopped Unexpectedly
Issue Description:
When the PCIe DMA is configured to operate in Ring Buffer DMA mode
for continuous transfers, the DMA operation cannot be stopped unexpectedly. If
a device driver or application crashes while the DMA is running in this mode,
the DMA engine may enter an unrecoverable state, requiring a full FPGA reset to
restore normal operation.
In addition, when this DMA mode is used for video transfer, the
start of the subsequent video frame becomes non-deterministic, which can result
in a frame alignment shift.
Affected Devices:
CertusPro‑NX
Certus‑NX
Avant
device family
MachX05
device
Affected IP:
PCIex1
IP Core v3.0.1 and earlier
PCIe x4
IP Core v4.0.1 and earlier
PCIex8
IP Core v3.0.1 and earlier
Workaround:
Always perform a full system power cycle before relaunching the
application or restarting the DMA transfer.
Status:
This issue will be resolved in a future release of the PCIe IP
Cores.
Related Articles
PCIe IP Soft-DMA Mode: DMA Reset Required on Error Interrupt Detection
Description: In PCIe Soft-DMA mode, when an error condition occurs, the DMA IP asserts an interrupt to notify the Host of the detected error. If this interrupt is not properly handled and the DMA is not reset, the system may enter an unrecoverable ...
7763 - I3C Controller IP - Where can I download the Out of the Box Design Example
Please refer to below information: I3C IP User Guide : https://www.latticesemi.com/products/designsoftwareandip/intellectualproperty/ipcore/ipcores04/i3c-controller Navigate to the IPUG from the link: Documentation > Quick Reference > User Manual > ...
1296 - Do the Lattice PCIe DevKit endpoint reference designs support Write-Combining transactions?
Write-Combining allows the CPU to burst 64 byte MWr TLPs to a PCIe endpoint, but there are implications. PC CPUs have a memory caching mode known as Write-Combining (WC). Write Combining allows the memory manager of the CPU to buffer up writes ...
6220 - CertusPro-NX: How to select the external SerDes reference clock (SD_EXT_x_REFCLKn) of MPCS?
By using MPCS, the user does not need to specify the location of SD_EXT_x_REFCLKn using a constraint file. Example snippet of the implementation: DIFFCLKIO DIFFCLKIO_inst ( .CLKIN0_P (sd_ext_0_p_i), .CLKIN0_N (sd_ext_0_n_i), .CLKIN1_P (), .CLKIN1_N ...
7206 - PCIe for Nexus FPGAs: What is the size of the Transmit Buffer and Receive Buffer in PCIe X1 IP Core and PCIe X4 IP Core?
The Transmit Buffer and Receive Buffer size is 2 kByte each. These RAM buffer sizes are fixed because it is a Core internal RAM, so the negotiated Maximum Payload Size (MPS) size will determine how many TLPs can be stored. For instance, in the ...