6104 - PCIe: Does Lattice FPGA's PCIe SGDMA memory addressing allows beyond 4GB?
Description:
Technically there is no restriction on Lattice's FPGAs which makes us not allow memory addressing beyond 4GB. That is more on the driver side.
There are some FPGA solutions which already has beyond 4GB, CrossLink-NX, Certus-NX, and CertusPro-NX solutions all supporting 4GB+ memory size.
Related Articles
7316 - All Nexus / PCIe: PCIe assignment of 2GB BAR size for 64-bit BAR addressing.
Description: There is a known bug in the PCIe IP GUI wherein the 64-bit BAR addressing requires that the BAR size be >/= 4 GB only. Solution: As a workaround, the user can write the Resizable BAR Capability Configuration (0,1,2,3,4,5) using LMMI or ...
3997 - [LatticeECP3] [PCIe IP]: Why does the Peripheral Component Interconnect (PCIe) Scatter Gather Direct Memory Access (SGDMA) demo design of LatticeECP3 Versa development kit throw an error when compiled with the standalone Synplify Pro?
Description: When the PCIe SGDMA demo design files are compiled in Synplify Pro, the Synplify Pro compiler considers the variable 'int' to be a System Verilog data type. Solution: This default setting of Synplify Pro is the reason for the error. This ...
1301 - PCIe: What Transaction Layer Packets (TLPs) header format is used for 64-bit addressing?
PCIe supports both 32-bit and 64 bit addressing. For 32-bit addressing a 3-DW header is used, containing just 32-bits of address info. For 64-bit addressing, a 4-DW header is used, with the extra DW holding the additional 32-bits of addressing.
1296 - Do the Lattice PCIe DevKit endpoint reference designs support Write-Combining transactions?
Write-Combining allows the CPU to burst 64 byte MWr TLPs to a PCIe endpoint, but there are implications. PC CPUs have a memory caching mode known as Write-Combining (WC). Write Combining allows the memory manager of the CPU to buffer up writes ...
1102 - All FPGAs: Does Lattice PCIe IP support SERDES pins polarity inversion and PCIe lanes reversal?
Description: The PCIe specification provides a dedicated layout of the PCIe lanes on the connector. Due to the fixed location of the SERDES pins on Lattice device packages aligning package pins to PCIe lanes can either work perfectly or create a ...