6020 - ECP5: Is SSC input supported in ECP5?

• Related Articles

• DisplayPort TX IP Version 2.1.0 does not support back-to-back video input without blanking interval

  Description DisplayPort TX IP version 2.1.0 requires the video input to provide blanking interval between active horizontal video lines to ensure correct video data packing. Failure symptoms include no video image output or black screen, even though ...

• 2324 - [LatticeECP3]: Can I use a different rate of the input reference clock other than 100MHz when a 400MHz/800Mbps DDR3 interface is implemented?

  If the user is using a Lattice DDR3 memory controller IP core version 1.2 or later, the user can use a different rate of input reference clock. The original clock synchronization module (CSM) in the earlier version DDR3 IP cores require the fixed ...

• 3505 - iCE40:Does MIPI CSI2 and DSI reference designs supported on iCE40?

  MIPI CSI2 and DSI interfaces are not supported on iCE40.

• 6923 - PCIe for Nexus FPGAs: Which TLP types from the provided table are not supported by the macro/IP?

  All is supported except for the locked requests.

• 3624 - LatticeECP3: What are the supported rates for Mobile Industry Processor Interface (MIPI) Camera Serial Interface (CSI) on Lattice ECP3?

  The supported rates for the MIPI CSI RX and TX on Lattice ECP3 -8 speed grade are 550 Mbps and 756 Mbps respectively.