5803 - Aldec error during Post-Route Gate-Level-Timing Simulation: "SDF: Error: *_vho.sdf(19): Instance /*_tb/slice_0i not found\"

• Related Articles

• 7766 - iCEcube2 Modelsim: How do I run Timing simulation for iCECube2 Devices?

  In order to ran through Timing simulation for iCECube2 Devices, You would need the following Libraries: 1) sb_ice_ipenc_modelsim.v [Optional: Add this if Hardened IPs are present in your design, Example: SPI, i2C] 2) sb_ice_lc.v 3) sb_ice_syn.v 4) ...

• 3981 - Active-HDL: How to resolve unknowns (X) in timing simulation when the RTL simulation is fine and all constraints are met in Place and Route TRACE?

  For post-route timing simulation, please set the SDF (Standard Delay Format) value and load as Maximal and Yes, respectively, in Aldec design settings. i.e. Step 1: In Aldec Active-HDL, select "Settings" from the Design menu. The Design Settings ...

• 1579 - Diamond: How does user run post-route simulations for multiple devices?

  When running post-route simulations for multiple devices, the modules names in the post-route simulation netlist must be unique for each device in order to avoid simulation conflicts. Lattice design software supports this capability by allowing users ...

• 2552 - Diamond: What is Timing Simulation and what files does Lattice Diamond design generate to facilitate timing simulation.

  Solution: The Timing Simulation (unlike Functional Simulation or Static Timing Analysis) is the closest emulation of a actually downloaded design to a device. A step ahead of functional simulation where only RTL code is required to verify the ...

• 2592 - What does "potential circuit loops found in timing analysis" in trace report mean?

  Solution: The use of combinational loops has long been discouraged because this can cause significant stability and reliability problems in a design. The combinational loop behavior is usually dependent on the relative propagation delays of the ...