3038 - [LatticeECP3][2D Scaler IP]: Does the input data need to include the EAV/SAV Blanking for the 2D Scaler IP?
There is no need to input all the EAV (End of Active Video)/SAV (Start of Active Video) Blanking to the 2D Scalar IP core.
The input data should be valid only when the "ready" signal out of the IP is asserted, otherwise the input data would be ignored.
Related Articles
3037 - [2D Scaler IP Core]: What input format does Lattice 2D Scaler IP (Intellectual Property) support- progressive or interlace?
The input of 2D Scaler IP is progressive. If the video source is in interlace format, the user has to use the "Deinterlacer" IP to convert the input data to progressive format before scaling.
1865 - Can I instantiate three "Single-color Plane" 2D Scaler IP cores, and output the three color planes in parallel?
Yes. Lattice's 2D Scaler IP core can be configured in either "Single-color Plane" mode or "Multi-color Plane" mode. In "Single-color Plane" mode, the scaler core can be instantiated three times to process the RGB or YCbCr color planes in parallel; in ...
6946 - What is the spec of 'sync_clk_i' of MIPI D-PHY Rx IP? Does the signal require to be in synced with any other clocks?
Description: Spec is given that 'sync_clk_i', or the 'Sync clock frequency', can support 24-200Mhz, and it is defaulted to 60Mhz, based on CSI-2/DSI D-PHY Rx IP Core IPUG 02081 document. 'syn_clk_i' does not need to synchronize with any clocks, and ...
5919 - MIPI D-PHY to CMOS Interface Bridge Soft IP: Why do I get this error message like this: "ERROR - IO register/latch csi2_to_cmos_inst/inst1_inst/lv_ff cannot be implemented in PIC."?
Description: This is caused by forcing a register whose input is being traced to be implemented as an input flip-flop because of a preference, USE DIN. Solution: The user should allow the register to be implemented as an internal flip-flop by ...
5389 - CrossLink: Why does the generated VHDL code does not contain any ports for CSI2/DSI D-Phy Receiver IP?
Description: CSI2/DSI D-Phy is a submodule IP. This only provides an instantiation templates for vhdl because it is expected that it will be used in a larger design. In addition, generating this IP is done in Verilog.