2402 - [LatticeECP3]: What is the PLL Delay Multiplier "Dynamic Mode" and why is a "Programmable Delay Unit" a range in the datasheet ?
The delay multiplier is a static value for modifying the PLL output clock's duty cycle. The delay multiplier pushes the clock edge by the equation "delay * delay multiplier". The value of a single delay block is in the datasheet page 3-34, sysCLOCK PLL Timing Table, tPA, "Programmable Delay Unit".
Go to Lattice Website -> Products -> FPGA & CPLD -> ECP3 -> Documentation -> Quick References -> Data Sheet
The value of a "Programmable Delay Unit" in the data sheet is a range because the delay blocks in the FPGA have slight variations in the actual measured delay per Programmable Delay Unit over PVT (process, voltage, and temperature). The delay characteristics might be 90ps per delay for one LatticeECP3 and 150ps per delay for a different LatticeECP3. The tPA delay number can not be changed by software as it is not programmable to different delays. However, the user can add multiple delay blocks together by changing the delay multiplier.
Related Articles
7767 - What is the difference between PCLKT and PLLT as dedicated PLL reference clock?
Both PCLKT and PLLT are legal pin to use as PLL reference clock however there are differences on the clock paths that should take note in designing certain applications. PCLKT Pin: Provides a direct connection to the global and regional clock ...
2794 - ECP5: What's the propagation delay inside LUTs of Lattice ECP3?
The SLICE is the basic logic unit of LatticeECP3 devices, each SLICE contains two LUT4s. A/B/C/D are input ports of LUT, FCI is input port of carry chain, F is output port of LUT4, OFX is output port of LUT6, and FCO is output port of carry chain. ...
1882 - PLL: When the input clock to the LatticeFPGA PLL is a Spread Spectrum Clock (SSC), does the SSC pass through the PLL, or is it filtered by the PLL?
The PLL passes the SSC input to the output because the SSC modulation frequency is far below the PLL’s bandwidth (2-4 MHz). This answer specifically applies to industrial standard Spread Spectrum Clocking with a modulation rate between 30 kHz and 33 ...
972 - How is the FIXEDDELAY attribute used and implemented in Single Data Rate (SDR) mode in a LatticeECP3 device?
In SDR mode, the DELAYB has a fixed value calculated by the tool. This value will compensate for the delay from the input clock buffer through the primary or secondary (no edge) clock network to the input CLK pin of the input IO register. The DELAYB ...
5512 - Power Controller: What does Standby Mode mean?
Generally, Standby Mode refers to the state where both the User logic and the embedded blocks are idle and not performing any function (not toggling). The "Power Controller" block provides an output signal called "STDBY", which the user can use to ...