2794 - ECP5: What's the propagation delay inside LUTs of Lattice ECP3?

• Related Articles

• 2402 - [LatticeECP3]: What is the PLL Delay Multiplier "Dynamic Mode" and why is a "Programmable Delay Unit" a range in the datasheet ?<br>

  The delay multiplier is a static value for modifying the PLL output clock's duty cycle. The delay multiplier pushes the clock edge by the equation "delay * delay multiplier". The value of a single delay block is in the datasheet page 3-34, sysCLOCK ...

• 3014 - How can shift register delay be optimized?

  Often in designs, data path delays are implemented with the shift registers. Long delays require many shift registers, which consume a significant FPGA register resources. In many cases, using RAM-based shift registers will improve resource ...

• 543 - Do Lattice FPGAs support Spread-Spectrum Clocking (SSC)?

  There are two aspects to SSC support: SSC generation and SSC reception. Only the LatticeSC family provides SSC generation support. Refer to TN1099, "LatticeSC sysCLOCK PLL/DLL User’s Guide" for more information (search for "spread spectrum"). ...

• 2598 - Can Lattice FPGAs use a general purpose I/O to assert it's own PROGRAMN pin?

  Lattice does not recommend using the FPGA's general purpose I/O to assert its own PROGRAMN pin. There is risk the FPGA may not restart after the first attempt to assert the PROGRAMN pin. The PROGRAMN pin can inadvertently be pulled low, which can ...

• 2003 - LatticeECP3:&nbsp; We are seeing the&nbsp;primary clock delay to multiple IO Logic elements are the same in the LatticeECP3 device, is this correct?

  Yes, the primary clock tree to most of the IOLs in the LatticeECP3 is balanced hence you see the delays are almost the same. The only difference you will see is in primary clock tree delays to SERDES pins or IOL pins at the EBR row ends. The primary ...