What is the difference between PCLKT and PLLT as dedicated PLL reference clock?

• Related Articles

• 7139 - All Nexus: Can user drive PLL dedicated clock input complement pin (GPLL_C) as the single-ended reference clock for the PLL?

  For single-ended clock input to the PLL, user must use the PLL dedicated clock input true pins (GPLL_T). This is similar to the limitation with PCLK_T pins for clock pins. Complement pins must only be used for differential signaling.

• 2381 - LatticeECP3: How do I implement an external reference clock for SERDES?<br>

  Description: The sources of external reference clocks for SERDES can be: Primary Clock pad (PCLK) FPGA PLL Since the extra jitter caused by the FPGA resources to route the clock to the SERDES will be passed onto the transmit data, care must be taken ...

• 2116 - Lattice ECP3: The availability and cost of a 1.5V clock driver make it an unattractive solution for driving the reference clock input of the DDR3 memory interface, are there any alternatives?

  Several alternatives can be used to drive the LatticeECP3 DDR3 reference clock input: 1. Use an LVDS clock driver and connect directly to the DDR3-dedicated PLL input pair. LVDS25 is a compatible I/O type that can be used in a 1.5V VCCIO bank. This ...

• 2475 - Why must I use a Primary Clock Input for a clock instead of a general purpose pin?

  Lattice recommends always using Primary Clock (PCLK) inputs for clocks. An exception is when a clock input is routed directly to a single PLL then a dedicated PLL input should be used. If multiple PLLs are using the same input clock then a PCLK Input ...

• 2253 - LatticeECP3:&nbsp; I have a DCS feeding a PLL and when it switches in simulation my PLL loses lock.<br>

  The PLL simulation model will lose lock when there is a difference between the input and the feedback clocks. This is due to the difficulty in modelling the actual PLL hardware. TN1178 recommends that you do not switch the input clock to the PLL as ...