5512 - Power Controller: What does Standby Mode mean?
Generally, Standby Mode refers to the state where both the User logic and the embedded blocks are idle and not performing any function (not toggling).
The "Power Controller" block provides an output signal called "STDBY", which the user can use to put their logic in standby mode. Apart from the user logic, the "STDBY" signal can be used to turn off the oscillator and PLLs.
To turn off the internal oscillator, the user needs to explicitly instantiate the "OSCH" module in their design and disable it. The PLL block when not used, is disabled by default.
Related Articles
5507 - Power Controller: How to turn off the bandgap so that right after the device enters user mode, it will be with the bandgap disabled?
Please follow the following steps: a. Instantiate the "Power Controller" module available from the IPExpress. b. In the IPExpress GUI, select/tick the options "Enable Standby flags", and "Turn off Bandgap when in Standby". c. Now, to turn off the ...
2590 - Why do I see a glitch on the I/O during power up?
The default IO termination for many older Lattice devices (such as MachXO, ispMach4000) is pull up. When the device is powering up/down, the IO will ramp up/down following the IO power supply. If the IO voltage is monitored using a scope it will look ...
6173 - MachXO3: In the event full device power-down does not proceed or occur, could VCCIO be restored and user-mode resume without performing a device re-configuration?
Description: This FAQ list down the requirement for VCCIO can be restored without device re-configuration. Solution: In the event the VCC and VCCIO0 have been affected by the power-down, all VCCIO will be in off-mode and thus it requires device ...
1397 - Power Manager II: How to implement a digitally controlled power supply?
The POWR1220AT8 can be used to implement a form of Voltage Identification Digital (VID). Typically a processor will output a digital code to the power supply to request more or less power depending on the processor load. When the processor is going ...
2507 - Lattice Power Manager II: In the Power Manager device, is the output impedance of HVOUT port (in open drain mode) equal to that of the OUT port?
Description: No, the impedance of HVOUT (in the open drain mode) and OUT port is not equal. The design for both the ports is different since HVOUT is designed for higher voltages (10V/12V) and OUT is designed for lower voltages(5.5V). For example ...