2251 - LatticeECP3: Why only 7 out of 8 Secondary clocks can be assigned in a clock region for LatticeECP3 devices?
In an LatticeECP3 family of devices, only 7 out of 8 SECONDARY clocks are available. One of the SECONDARY clocks does not go to the clock input of registers in the fabric. It only goes to clock enable or set/reset pins. So, the SECONDARY clocks are not truly clock resources, but rather SECONDARY routing resources.
There are two workarounds for this:
- Make sure that a clock region does not contain more than 7 SECONDARY clocks. This can be achieved by assigning each clock to specific clock regions.
- Use PRIMARY instead of SECONDARY for the 8th clock.
Related Articles
2082 - LatticeECP3: How to effectively use secondary region clock in LatticeECP3 devices?
Description: For LatticeECP3 devices, there are a total of 8 SECONDARY clocks. Each of the SECONDARY clocks can be further divided into REGION clock. The SECONDARY clocks are divided into different sized REGIONs depending on the device density. For ...
1063 - How many seondary clocks are supported per region of ECP2/XP2 devices?
The ECP2/XP2 devices support region-based secondary clocks. There are total 8 secondary clock lines (SC0 - SC7), but only four of them (SC0 - SC3) can be used as Secondary Clocks (including CLK, CE and LSR controls), the other four lines (SC4 - SC7) ...
2390 - LatticeECP3: Can all Tx PLL clocks of SERDES drive the primary clock routing directly?<br>
Description: No, only the Tx PLL half/full rate clocks in channel 0 of each SERDES quad may drive the primary clock routing directly. Eight primary clocks(CLK0~CLK7) may be used for LatticeECP3 devices. To drive the primary clock routing directly: ...
872 - What is the rule of thumb to assign primary clock, secondary clock, or edge clock?
For fast clocks that need to cover the majority of the FPGA with low skew between registers, use primary clock routing. The trade off when using primary clock routing is that there will be additional injection delay to route into the primary clock ...
1151 - <p>What is the best way to divide a clock by 2 in Lattice devices?</p>
There are several different ways you could divide an incoming clock signal by 2. You could use the internal clock divider that is provided in the LatticeECP2/M, LatticeXP2, and LatticeSC/M FPGA devices. The LatticeECP2/M and LatticeXP2 each have 2 ...