2020 - Will open drain and HVOUT outputs have defined state when VCCD/VCCA are unavailable and VCCINP is supplied?
When VCCA/VCCD supply is turned off or it is not supplied, open drain output pins (OUTx) becomes High-Z and HVOUT will become low. The state would be similar to a reset state. Please refer to page 1-31 of the datasheet DS1015.
Valid state/level for VCCA/VCCD supply is above 2.8V as documented in the "Recommended Operating Conditions" of the datasheet page 1-6, operation below this level is not recommended.
Related Articles
1272 - Mico32: How do I reestablish access to the LatticeMico32 debugger without rebooting?
The LatticeMico32 debugger is accessed using the Lattice USB download cable. Other Lattice tools like ispVM System, Reveal, and Orcastra also use the USB download cable. During development it is common to build and download new FPGA bitstreams. New ...
1138 - Mico32: How to compile and link the Mico32 executable code to be either position-independent or relocatable?
Because the Mico32 compiler does not support the option to generate position-independent code, such as using only relative branch instructions for all code branching, the compiled code will not be position-independent, and it cannot be placed to any ...
7754 - RISC-V MC v2.7: Cache Enabled Causing Intermittent Read Corruption
Description In Propel 2024.2, when RISC-V MC IP Core v2.7 is enabled with cache, user may observe intermittent read corruption when read from non-cacheable memory range. For example: RISC-V MC CPU with cache enabled copy from External Flash to System ...
7755 - RISC-V IP: Does the RISC-V Processor Support Vectored Mode Interrupts?
Description Only RISC-V RX balanced mode and advanced mode support vectored interrupt table. Other RISC-V variant does not support vector interrupt mode. Resolution For RX core, user may find the macro in riscv.h Change it to MTVEC_MODE_VECTORED and ...
How to enable DDR3 SDRAM Controller IP for Certus-NX Devices Golden System Reference Design
Description The article provides detailed instructions and configurations for integrating DDR3 SDRAM Controller IP into a Certus-NX Versa Evaluation Board system design. It covers clock constraints, FPGA IO location settings, IP configurations, ...