2020 - Will open drain and HVOUT outputs have defined state when VCCD/VCCA are unavailable and VCCINP is supplied?

• Related Articles

• 1272 - Mico32:  How do I reestablish access to the LatticeMico32 debugger without rebooting?

  The LatticeMico32 debugger is accessed using the Lattice USB download cable. Other Lattice tools like ispVM System, Reveal, and Orcastra also use the USB download cable. During development it is common to build and download new FPGA bitstreams. New ...

• 1138 - Mico32: How to compile and link the Mico32 executable code to be either position-independent or relocatable?

  Because the Mico32 compiler does not support the option to generate position-independent code, such as using only relative branch instructions for all code branching, the compiled code will not be position-independent, and it cannot be placed to any ...

• 7754 - RISC-V MC v2.7: Cache Enabled Causing Intermittent Read Corruption

  Description In Propel 2024.2, when RISC-V MC IP Core v2.7 is enabled with cache, user may observe intermittent read corruption when read from non-cacheable memory range. For example: RISC-V MC CPU with cache enabled copy from External Flash to System ...

• 7755 - RISC-V IP: Does the RISC-V Processor Support Vectored Mode Interrupts?

  Description Only RISC-V RX balanced mode and advanced mode support vectored interrupt table. Other RISC-V variant does not support vector interrupt mode. Resolution For RX core, user may find the macro in riscv.h Change it to MTVEC_MODE_VECTORED and ...

• 6784 - Propel / Timer/Counter IP version 1.2.0 or earlier: Why is CPU hanging in debug when the number of timers set on the Timer/Counter IP GUI is 1?

  Description: This error will only be observed when performing Open OCD debugging. A hang will be observed while doing a step-through debugging. This is caused a bug on the python script that generates the IP RTL. There is a NUM_OF_TIMERS parameter on ...