1651 - LatticeECP3: Can the CLKP/CLKN outputs of the DDR3 memory controller be placed on the top side of the LatticeECP3 device?

• Related Articles

• 7747 - Avant: DDR Memory Controller Revision and Migration Guide

  Description: This table is to provide guidelines to help customers select the appropriate Memory Controller IP for Avant devices in accordance to the supported Memory Controller IP version in Radiant Software Tools. User may choose to continue to use ...

• 7759 - DDR Memory Controller v2.6.0 - Driver API caused invalid training status

  Description: The driver API for DDR Memory Controller v2.6.0, DDR_MC_DONE_BITS in ddr_mc_avant.h is incorrect and causing invalid training status. Wrong value: #define DDR_MC_DONE_BITS 0x0000007D Correct value: #define DDR_MC_DONE_BITS 0x0000007F ...

• 1710 - LatticeECP3: How do I implement multiple DDR2/3 memory interfaces in one side of LatticeECP3 when there is only one DQSDLL available per side?

  LatticeECP3 devices have one DQSDLL per side. DQSDLL has an input port called UDDCNTLN that allows its DLL code value (DQSDEL output) to be updated while it is asserted Low. The updated code value is used to generate precise PVT (Process Voltage ...

• 1076 - LatticeECP2/XP2: How many DDR memory interfaces can be implemented on a single FPGA device?

  The ECP2 and XP2 have 2 DQSDLLs one on each side of the device which are used compensate for DQS delays. Hence you can have up to 2 different interfaces running at different speeds on a single device. If you need more than one DDR memory interface in ...

• 2174 - LatticeECP3/DDR3 SDRAM Controller: How can I integrate two (or more) DDR3 IP cores into one LatticeECP3 device?

  Integrating multiple DDR3 interfaces into a LatticeECP3 device can be done using one of the following cases depending on the locations of the DDR3 interfaces. 1. When locating all DDR3 interfaces on one side (either the left or right side): Sharing ...