7747 - Avant: DDR Memory Controller Revision and Migration Guide

Description:

This table is to provide guidelines to help customers select the appropriate Memory Controller IP for Avant devices in accordance to the supported Memory Controller IP version in Radiant Software Tools.

1. User may choose to continue to use supported prior released Memory Controller if supported in the particular Radiant version
   
2. User is required to re-instantiate the IP if choose to migrate to the latest IP in the design
   

• Related Articles

• 7759 - DDR Memory Controller v2.6.0 - Driver API caused invalid training status

  Description: The driver API for DDR Memory Controller v2.6.0, DDR_MC_DONE_BITS in ddr_mc_avant.h is incorrect and causing invalid training status. Wrong value: #define DDR_MC_DONE_BITS 0x0000007D Correct value: #define DDR_MC_DONE_BITS 0x0000007F ...

• 1076 - LatticeECP2/XP2: How many DDR memory interfaces can be implemented on a single FPGA device?

  The ECP2 and XP2 have 2 DQSDLLs one on each side of the device which are used compensate for DQS delays. Hence you can have up to 2 different interfaces running at different speeds on a single device. If you need more than one DDR memory interface in ...

• 297 - DDR/DDR2/DDR3:  How do I implement differential SSTL pads in software for my DDR memory interface design?

  Differential SSTL (Stub Series Terminated Logic) I/O type is specified using a Place and Route (PAR) preference called "IOBUF". You only need to specify the positive-end of the differential SSTL pair in your RTL design. The differential I/O appears, ...

• 7763 - I3C Controller IP - Where can I download the Out of the Box Design Example

  Please refer to below information: I3C IP User Guide : https://www.latticesemi.com/products/designsoftwareandip/intellectualproperty/ipcore/ipcores04/i3c-controller Navigate to the IPUG from the link: Documentation > Quick Reference > User Manual > ...

• 1710 - LatticeECP3: How do I implement multiple DDR2/3 memory interfaces in one side of LatticeECP3 when there is only one DQSDLL available per side?

  LatticeECP3 devices have one DQSDLL per side. DQSDLL has an input port called UDDCNTLN that allows its DLL code value (DQSDEL output) to be updated while it is asserted Low. The updated code value is used to generate precise PVT (Process Voltage ...