1527 - LatticeECP3: Why is the SERDES Quad C powered by VCCIB instead of supplying 1.2v, or 1.5v with passive filtering?
The SERDES Quad C of LatticeECP3 FPGA on the Video Protocol board is reserved for HDMI/DVI interface. The HDMI/DVI interface is using TMDS signaling which has a common mode voltage around 3V and a differential swing range of 400-600mV. In order for Lattice CML SERDES to receive HDMI/DVI, the differential input pairs have to be AC-coupled and re-biased to a common mode voltage within the CML limit. And because the TMDS differential swing range is between 400-600mV, if we add the common mode voltage of 1.2V or 1.5V, we violate the maximum allowed voltage for the input buffer of the CML SERDES. Therefore we need to bias the signal swing downward to the required range of the CML input Lbuffer. On the VPB board, we divide the 1.2V or 1.5V by two to get to a common mode voltage of either 0.6V or 0.75V via a pair of 470 ohm resistors to ground. Either 0.6V or 0.75V common mode voltage is within the CML spec.
Related Articles
6446 - CertusPro-NX SERDES: Should the unused channel/s on a SerDes Quad be powered?
Solution: The only requirement is to power-up the channel 1 of the used quad even if this channel is unused. The rest of the unused channel/s can be left floating or not connected. Refer to Section 13.5 of the CertusPro-NX SerDes/PCS User Guide ...
351 - How do the VCCIB pins on the LatticeECP3 need to be connected if the SERDES receive inputs (HDIN) are not being used?
If the SERDES receive input (HDIN) signals are not being used, you have the following options for connecting VCCIB: The LatticeECP3 SERDES input block can be powered down. When the SERDES input logic is not powered it is not necessary to connect the ...
697 - Why do I occasionally see invalid 8b10b characters at the PCS/SERDES QUAD RX FPGA FIFO interface even though the PCS link state machine shows correct status?
When the Lattice SERDES/PCS QUAD is powered up, the PCS recovered clocks are unstable until the RX CDR locks fully to the incoming data. During the time the RX clocks are unstable, the pointers on the PCS RX FPGA interface FIFO (RX FIFO) can reach ...
357 - Is is OK to terminate VCCIB/VCCOB (VDDIB/VDDOB) to power on unused SERDES channels of all Lattice SERDES/PCS based devices (LatticeECP2M / LatticeECP3 / LatticeSC/M)?
As per Lattice Technical Note TN1144, VCCIB and VCCOB are only used to supply input/output termination voltage to match the tranmission lines. By default, if a channel is unused during the IPexpress PCS generation phase, the autoconfig file (.txt) ...
1720 - LatticeECP3: If I am not using one of the SERDES/PCS quads of my device, are there any special considerations as far as layout is concerned?
If I don't want to use a quad of SERDES/PCS, what should I do with SERDES/PCS power and signal pins?
If you are not using SERDES/PCS, you need to do the following steps: 1. Connect power: VCCA and ground VSSA; 2. Let other power domains (VCCIB and VCCOB) floating; 3. Let the other signal pins such as ;HDINP/N, HDOUTP/N and REF-CLKP/N floating. all ...