1156 - How can I specify what type of PLL is used for a LatticeECP2/M FPGA?
Beginning in version 7.1 of ispLEVER, the user can specify explicitly whether the software will create a GPLL or an SPLL for the LatticeECP2/M when creating the PLL using IPExpress. This is done with a radio style selector button under the Delay Adjust section. The user must be aware that only the GPLL has the Static Delay or Dynamic Delay feature. The software will inform the user if the PLLCAP is required for this PLL when the Calculate button is pushed.
The user must be familiar with the operating parameters of both the GPLL and the SPLL when using this feature. The operating parameters are shown in the
Lattice ECP2/M Data Sheet.
If the user prefers, they can have the software select whether to create a GPLL or SPLL for the PLL they wish to create by selecting the last button in the list. The software will inform the user in the PAR report which type was used and if there is a requirement for the PLLCAP for any of the PLLs.
If you are migrating an design from an older version of software then this choice will not be shown if you open the IPExpress tool to regenerate the existing module. The user should select one option in this case. The software will default to the choice which lets it choose the type to generate if no option is selected.
Related Articles
1686 - What is the impact and potential problems when the reference clock input of the PLL in the FPGA is lower than the specification defined in datasheet?
It is common for most of today’s FPGA’s to provide multiple PLLs to support the flexible clock requirements needed for today's complex system design. The PLL has a specific frequency operational range. For example, the LatticeXP2 datasheet indicates ...
1157 - How many PLLs can use the PLLCAP on the LatticeECP2M FPGA?
The following excerpt is from the LatticeECP2/M sysClock PLL/DLL Design and Usage Guide, TN 1103. --------------------------------------------------------------------- When an external capacitor pin is used by a PLL on one side of the device, it ...
793 - PLL: If the PLL loses lock after the LOCK signal has gone high/active, will the LOCK signal go low to indicate that the PLL has lost lock?
Definition: The Lattice FPGA LatticeECP2, LatticeECP2M, LatticeECP3, LatticeSC all have PLL modules. The PLL module has a Lock signal indiating the status of the PLL. For some applications users may use this LOCK signal as a flag or control signal ...
5733 - iCE40 Ultra/UltraLite: Can the 48 MHz HFOSC be used as a reference for the internal PLL using iCEcube2 Software?
Yes, the internal oscillator can be used as a clock source for the PLL. There are specific primitives for this (SB_PLL40_CORE and SB_PLL40_CORE), which will automatically be instantiated when we use the included PLL module generator from iCEcube2 ...
6287 - ICE40 UltraPlus: Does any GBIN input pin can be used to drive the reference clock input to the PLL?
Solution: Yes, Any GBIN pin can be used to drive the reference clock input to the PLL on iCE40. If the PLL instantiated, the the GPLL_IN dual mode cannot be used as input to other pins but could only be used as output pin. With this GPLL_IN pin, is ...