7366 - All Nexus: Why does the SEI tool generate frame error locations that exceed the expected total number of frames shown in Table 7.1 of the “Soft Error Detection (SED)/Correction (SEC) User Guide for Nexus Platform [FPGA-TN-02076-1.9]” document?
The address counter or frame number for each frame does not line up linearly. There is a gap when assigning a frame number for each frame, and therefore the data frame number reported in the SEI editor is expected and can be larger than the documented total number of frames.
Related Articles
6582 - All Nexus: Referring to SED/SEC User Guide for Nexus Platform (FPGA-TN-02076):In ‘Frame n’, there is significant latency between sedc_errc_o asserting and sedc_err_o asserting. What is causing this latency?
Once an error is detected, the latency basically implies that the hardware goes into error search mode to find the type and location of the error so it can be corrected.
6291 - CertusPro-NX: Can we use SED/SEC with “sedc_cof_i = 1” for production?
Definition: Yes, the set sedc_cof_i can be set to high or 1 for production. In this manner, the SED/SEC flow will continue to the next frame even error has been detected. In the scenario that sedc_cof_i is low, it will stop SED/SEC when ...
3964 - SED: How to run Soft Error Detect (SED) block when the user logic is running in LatticeXP2 devices?
Description: This article describe the ideal way of using SED block in LatticeXP2 product. Solution: According to LatticeXP2 Product Change Notification (PCN)# 02B-12, the SED block cannot be run during normal active operation. However, the SED ...
6121 - Does the Nexus Platform family have an internal access to the configuration area (ex: USERCODE, Unique ID, CFG0, CFG1, etc)?
Referring to the Table 6.14 in FPGA-TN-02099 for non-JTAG command table, this is the command sets for all non-JTAG configuration ports including LMMI. The command sequence should be no difference as described in FPGA-TN-02099 for NON-JTAG slave ...
6583 - All Nexus: For Nexus SED/SEC, is 1-bit of error always correctable?
Any single bit error can be corrected by hardware. If for some reason the bit becomes permanently stuck then it would fail the verification step after correction. Every time the hardware does error correction it verifies first the correction before ...